Silicon Image Drive SSD-P08G(I)-3521 数据表
ATA C
OMMAND
B
LOCK
AND
S
ET
D
ESCRIPTION
SSD-P
XXX
(I)-3521 D
ATA
S
HEET
S
ILICON
S
YSTEMS
P
ROPRIETARY
This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.
3521P-02DSR
P
AGE
68
F
EBRUARY
2, 2009
Idle — 97h, E3h
When issued by the host, the device’s internal controller sets the BSY bit,
enters the Idle mode, clears the BSY bit, and generates an interrupt. If the
sector count is non-zero, it is interpreted as a timer count with each count
being 5ms, and the automatic power-down mode is enabled. If the sector
count is zero, the automatic power-down mode is disabled.
When issued by the host, the device’s internal controller sets the BSY bit,
enters the Idle mode, clears the BSY bit, and generates an interrupt. If the
sector count is non-zero, it is interpreted as a timer count with each count
being 5ms, and the automatic power-down mode is enabled. If the sector
count is zero, the automatic power-down mode is disabled.
Table 53: Idle — 97h, E3h
Register
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Feature
X
Sector Count
Timer Count (5ms increments)
Sector Number
X
Cylinder Low
X
Cylinder High
X
Drive Head
X
X
X
Drive
X
Command
97h or E3h