用户手册 — Intel 9550

目录

• 0Intel® Itanium® Processor 9300 Series and 9500 Series

  1
• 1 Introduction

  9
  • 1.1 Overview

    9
  • 1.2 Architectural Overview

    15
    • 1.2.1 Intel® Itanium® Processor 9300 Series Overview

      15
    • 1.2.2 Intel® Itanium® Processor 9500 Series Overview

      16
  • 1.3 Processor Feature Comparison

    19
  • 1.4 Processor Abstraction Layer

    20
  • 1.5 Mixing Processors of Different Frequencies and Cache Sizes

    20
  • 1.6 Terminology

    20
  • 1.7 State of Data

    21
  • 1.8 Reference Documents

    21
• 2 Electrical Specifications

  23
  • 2.1 Intel® QuickPath Interconnect and Intel® Scalable Memory Interconnect Differential Signaling

    23
  • 2.2 Signal Groups

    24
  • 2.3 Reference Clocking Specifications

    26
  • 2.4 Intel® QuickPath Interconnect and Intel® SMI Signaling Specifications

    28
    • 2.4.1 Intel® Itanium® Processor 9300 Series Intel® QuickPath Interconnect and Intel® SMI Specifications for 4.8 GT/s

      28
    • 2.4.2 Intel® Itanium® Processor 9500 Series Requirements for Intel® QuickPath Interconnect for 4.8 and 6.4 GT/s

      32
    • 2.4.3 Intel® Itanium® Processor 9500 Series Processor Requirements for Intel® SMI Specifications for 6.4 GT/s

      37
  • 2.5 Processor Absolute Maximum Ratings

    38
    • 2.5.1 Intel® Itanium® Processor 9300 Series Absolute Maximum Ratings

      39
    • 2.5.2 Intel® Itanium® Processor 9500 Series Absolute Maximum Ratings

      39
  • 2.6 Processor DC Specifications

    39
    • 2.6.1 Flexible Motherboard Guidelines for the Intel® Itanium® Processor 9300 Series

      40
    • 2.6.2 Flexible Motherboard Guidelines for the Intel® Itanium® Processor 9500 Series

      43
    • 2.6.3 Intel® Itanium® Processor 9300 Series Uncore, Core, and Cache Tolerances

      44
    • 2.6.4 Intel® Itanium® Processor 9500 Series Uncore and Core Tolerances

      49
    • 2.6.5 Overshoot and Undershoot Guidelines

      52
    • 2.6.6 Signal DC Specifications

      53
    • 2.6.7 Motherboard-Socket Specification for VR Sense Point

      57
  • 2.7 Core and Uncore Voltage Identification

    57
    • 2.7.1 Core and Uncore Voltage Identification for the Intel® Itanium® Processor 9300 Series

      58
    • 2.7.2 Core and Uncore Voltage Identification for the Intel® Itanium® Processor 9500 Series

      59
  • 2.8 Cache Voltage Identification (Intel® Itanium® Processor 9300 Series only)

    62
  • 2.9 RSVD, Unused, and DEBUG Pins

    63
  • 2.10 Mixing Processors

    64
  • 2.11 Supported Power-up Voltage Sequence

    64
    • 2.11.1 Supported Power-up Voltage Sequence for the Intel® Itanium® Processor 9300 Series

      66
    • 2.11.2 Supported Power-up Voltage Sequence for the Intel® Itanium® Processor 9500 Series

      67
    • 2.11.3 Power-up Voltage Sequence Timing Requirements

      68
  • 2.12 Supported Power-down Voltage Sequence

    68
  • 2.13 Timing Relationship Between RESET_N and SKTID

    69
  • 2.14 Test Access Port (TAP) Connection

    71
• 3 Pin Listing

  73
  • 3.1 Processor Package Bottom Pin Assignments

    73
    • 3.1.1 Package Bottom Pin Listing by Pin Name

      73
    • 3.1.2 Pin Listing by Pin Number

      89
  • 3.2 Processor Package Top Pin Assignments

    105
    • 3.2.1 Top-Side J1 Connector Two-Dimensional Table

      105
    • 3.2.2 Top-Side J2 Connector Two-Dimensional Table

      108
    • 3.2.3 Top-Side J3 Connector Two-Dimensional Table

      111
    • 3.2.4 Top-Side J4 Connector Two-Dimensional Table

      114
• 4 Mechanical Specifications

  119
  • 4.1 Package Mechanical Drawing

    120
  • 4.2 Intel® Itanium® Processor 9300 Series

    121
  • 4.3 Processor Component Keepout Zones

    129
  • 4.4 Package Loading Specifications

    129
  • 4.5 Package Handling Guidelines

    129
  • 4.6 Processor Mass Specifications

    130
  • 4.7 Processor Materials

    130
  • 4.8 Package Markings

    130
• 5 Thermal Specifications

  133
  • 5.1 Thermal Features

    133
    • 5.1.1 Digital Thermometer

      134
    • 5.1.2 Thermal Management

      135
    • 5.1.3 Thermal Alert

      136
    • 5.1.4 TCONTROL

      137
    • 5.1.5 Thermal Warning

      137
    • 5.1.6 Thermal Trip

      137
    • 5.1.7 PROCHOT

      138
    • 5.1.8 FORCEPR_N Signal Pin

      138
    • 5.1.9 Ararat Voltage Regulator Thermal Signals

      138
  • 5.2 Package Thermal Specifications and Considerations

    139
  • 5.3 Storage Conditions Specifications

    140
• 6 System Management Bus Interface

  143
  • 6.1 Introduction

    143
  • 6.2 SMBus Memory Component

    144
    • 6.2.1 Processor Information ROM (PIROM)

      144
    • 6.2.2 Scratch EEPROM

      149
    • 6.2.3 PIROM and Scratch EEPROM Supported SMBus Transactions

      150
  • 6.3 Memory Component Addressing

    150
  • 6.4 PIROM Field Definitions

    152
    • 6.4.1 General

      152
    • 6.4.2 Processor Data

      152
    • 6.4.3 Processor Core Data

      152
    • 6.4.4 Processor Uncore Data

      153
    • 6.4.5 Cache Data

      154
    • 6.4.6 Package Data

      155
    • 6.4.7 Part Number Data

      155
    • 6.4.8 Thermal Reference Data

      155
    • 6.4.9 Feature Data

      156
    • 6.4.10 Other Data

      157
    • 6.4.11 Checksums

      157
• 7 Signal Definitions

  159