Fujitsu CM71-00101-5E User Manual

Page of 314
283
INDEX
Precautionary Information for Use of "INT" 
Instructions
Time to Start of Trap Processing for "INT" 
Instructions
INTE
"INTE" Instruction Operation
"PC" Values Saved for "INTE" Instruction Execution
INTE (Software Interrupt for Emulator)
Overview of the "INTE" Instruction
Precautionary Information for Use of "INTE" 
Instructions
Time to Start of Trap Processing for "INTE" 
Instructions
Interlocking
Interlocking
Interlocking Produced by Reference to "R15" and 
General-purpose Registers after Changing 
the "S" Flag
Interrupt
"PC" Values Saved for Interrupts
"PC" Values Saved for Non-maskable Interrupts
Conditions for Acceptance of Non-maskable Interrupt 
Requests
Conditions for Acceptance of User Interrupt Requests
How to Use Non-maskable Interrupts
How to Use User Interrupts
INT (Software Interrupt)
INTE (Software Interrupt for Emulator)
Interrupts during Execution of Stepwise Division 
Programs
Operation Following Acceptance of a Non-maskable 
Interrupt
Operation Following Acceptance of an User Interrupt
Overview of Interrupt Processing
Overview of Non-maskable Interrupts
Overview of User Interrupts
Precautionary Information for Interrupt Processing in 
Pipeline Operation
Relation of Step Trace Traps to "NMI" and External 
Interrupts
Restrictions on Interrupts during Processing of 
Delayed Branching Instructions
RETI (Return from Interrupt)
Sources of Interrupts
Time to Start of Interrupt Processing
Time to Start of Non-maskable Interrupt Processing
Interrupt Level Mask Register
Interrupt Level Mask Register (ILM: Bit 20 to bit 16)
STILM (Set Immediate Data to Interrupt Level Mask 
Register)
J
JMP
JMP:D (Jump)
Jump
L
LD
LD (Load Word Data in Memory to Program Status 
Register)
LD (Load Word Data in Memory to Register)
LDI
LDI:20 (Load Immediate 20-bit Data to Destination 
Register)
LDI:32 (Load Immediate 32-bit Data to Destination 
Register)
LDI:8 (Load Immediate 8-bit Data to Destination 
Register)
LDM
LDM0 (Load Multiple Registers)
LDM1 (Load Multiple Registers)
LDRES
LDRES (Load Word Data in Memory to Resource)
LDUB
LDUB (Load Byte Data in Memory to Register)
LDUH
LDUH (Load Half-word Data in Memory to Register)
LEAVE
LEAVE (Leave Function)
Leave Function
LEAVE (Leave Function)
Left Direction
LSL (Logical Shift to the Left Direction)
LSL2 (Logical Shift to the Left Direction)
Load
COPLD (Load 32-bit Data from Register to 
Coprocessor Register)
Load Byte Data
LDUB (Load Byte Data in Memory to Register)
Load Half-word Data
LDUH (Load Half-word Data in Memory to Register)
Load Immediate
LDI:20 (Load Immediate 20-bit Data to Destination 
Register)
LDI:32 (Load Immediate 32-bit Data to Destination 
Register)