Intel 253668-032US User Manual
Vol. 3 10-55
ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC)
3. If the local APIC determines that it is the designated destination for the interrupt
but the interrupt request is not one of the interrupts given in step 2, the local
APIC sets the appropriate bit in the IRR.
APIC sets the appropriate bit in the IRR.
4. When interrupts are pending in the IRR and ISR register, the local APIC
dispatches them to the processor one at a time, based on their priority and the
current task and processor priorities in the TPR and PPR (see
current task and processor priorities in the TPR and PPR (see
).
5. When a fixed interrupt has been dispatched to the processor core for handling,
the completion of the handler routine is indicated with an instruction in the
instruction handler code that writes to the end-of-interrupt (EOI) register in the
local APIC (see
instruction handler code that writes to the end-of-interrupt (EOI) register in the
local APIC (see
act of writing to the EOI register causes the local APIC to delete the interrupt
from its ISR queue and (for level-triggered interrupts) send a message on the
bus indicating that the interrupt handling has been completed. (A write to the EOI
register must not be included in the handler routine for an NMI, SMI, INIT,
ExtINT, or SIPI.)
from its ISR queue and (for level-triggered interrupts) send a message on the
bus indicating that the interrupt handling has been completed. (A write to the EOI
register must not be included in the handler routine for an NMI, SMI, INIT,
ExtINT, or SIPI.)
10.9.2
Interrupt Handling with the P6 Family and Pentium
Processors
With the P6 family and Pentium processors, the local APIC handles the local inter-
rupts, interrupt messages, and IPIs it receives as follows (see
rupts, interrupt messages, and IPIs it receives as follows (see