Atmel Evaluation Kit AT91SAM9X35-EK AT91SAM9X35-EK Data Sheet

Product codes
AT91SAM9X35-EK
Page of 1301
149
SAM9X35 [DATASHEET]
11055E–ATARM–10-Mar-2014
17.5.2 Watchdog Timer Mode Register
Name:
WDT_MR
Address:
0xFFFFFE44
Access: 
Read-write Once
• WDV: Watchdog Counter Value
Defines the value loaded in the 12-bit Watchdog Counter. 
• WDFIEN: Watchdog Fault Interrupt Enable
0:  A Watchdog fault (underflow or error) has no effect on interrupt.
1:  A Watchdog fault (underflow or error) asserts interrupt.
• WDRSTEN: Watchdog Reset Enable
0:  A Watchdog fault (underflow or error) has no effect on the resets.
1:  A Watchdog fault (underflow or error) triggers a Watchdog reset.
• WDRPROC: Watchdog Reset Processor 
0:  If WDRSTEN is 1, a Watchdog fault (underflow or error) activates all resets.
1:  If WDRSTEN is 1, a Watchdog fault (underflow or error) activates the processor reset.
• WDD: Watchdog Delta Value 
Defines the permitted range for reloading the Watchdog Timer. 
If the Watchdog Timer value is less than or equal to WDD, writing WDT_CR with WDRSTT = 1 restarts the timer. 
If the Watchdog Timer value is greater than WDD, writing WDT_CR with WDRSTT = 1 causes a Watchdog error.
• WDDBGHLT: Watchdog Debug Halt
0: The Watchdog runs when the processor is in debug state.
1: The Watchdog stops when the processor is in debug state.
• WDIDLEHLT: Watchdog Idle Halt
0: The Watchdog runs when the system is in idle mode.
1: The Watchdog stops when the system is in idle state.
• WDDIS: Watchdog Disable
0: Enables the Watchdog Timer.
1: Disables the Watchdog Timer. 
31
30
29
28
27
26
25
24
WDIDLEHLT
WDDBGHLT
WDD
23
22
21
20
19
18
17
16
WDD
15
14
13
12
11
10
9
8
WDDIS
WDRPROC
WDRSTEN
WDFIEN
WDV
7
6
5
4
3
2
1
0
WDV