Intel 815 Manuel D’Utilisation

Page de 423
Intel® 815 Chipset: Graphics Controller PRM, Rev 1.0 
 
 
 
R
 
156  
 
11.2.5. GFXCMDPARSER_FLUSH 
This instruction will flush all drawing engines and the frame buffer cache (a.k.a. local cache). In addition, 
it will conditionally invalidate the map cache. After this instruction is completed and followed by a store 
DWord, processor access to graphics memory will be coherent.  
  
DWord Bit 
Description 
0 31:29 
Client: 000 – Instruction Parser 
 28:23 
Opcode: 04h 
 22:2 
Reserved: 000000h 
 1 
Reserved. 
 0 
INVALIDATE_MAP_CACHE: When this bit is set the parser will wait until the 
rendering pipeline is done and then invalidate the mapping engine cache. 
11.2.6. GFXCMDPARSER_CONTEXT 
_SEL 
The GFXCMDPARSER_CONTEXT_SEL instruction is used to inform the input interface to load or use 
one of two sets of state variables. The Pipeline supports the use of one set while the second set is being 
loaded. The driver has to ensure that the pipeline is flushed before it changes the USE address. The 
LOAD address does not have the same restriction.  
Only YUV data is supported in Context 1. RGB is not supported. 
  
DWord Bits 
Description 
0 31:29 
Client: 000 – Instruction Parser 
 28:23 
Opcode: 05h 
 22:18 
Reserved: 
0h 
 17 
Load Addr Enable: 
1 = Update Load Addr with the value in the Load Addr field 
0 = Ignore Load Addr 
 16 
Use Addr Enable: 
1 = Update Use Addr with the value in the Use Addr field 
0 = Ignore Use Addr 
 15:9 
Reserved. MBZ 
 8 
Load Addr: address of the SV set to be loaded. 
1 = State Variable Set 1 
0 = State Variable Set 0 
 7:1 
Reserved. MBZ 
 0 
Use Addr: address of the SV set to be used. 
1 = State Variable Set 1 
0 = State Variable Set 0