Intel 815 Manuel D’Utilisation
Intel® 815 Chipset: Graphics Controller PRM, Rev 1.0
R
20
• 370-pin socket (PGA370). The PGA370 is a zero insertion force (ZIF) socket that a processor in
the FC-PGA package will use to interface with a system board.
2.2.2.
System Memory Interface
The GMCH integrates a system memory controller that supports a 64-bit 100/133 MHz SDRAM array.
The only DRAM type supported is industry standard Synchronous DRAM (SDRAM). The SDRAM
controller interface is fully configurable through a set of control registers.
The only DRAM type supported is industry standard Synchronous DRAM (SDRAM). The SDRAM
controller interface is fully configurable through a set of control registers.
The GMCH supports industry standard 64-bit wide DIMMs with SDRAM devices. The thirteen
multiplexed address lines, SMAA[12:0], along with the two bank select lines, SBS[1:0], allow the
GMCH to support 2M, 4M, 8M, 16M, and 32M x64 DIMMs. Only asymmetric addressing is supported.
The GMCH has six SCS# lines (two copies of each for electrical loading), enabling the support of up to
six 64-bit rows of SDRAM. The GMCH targets SDRAM with CL2 and CL3 and supports both single
and double-sided DIMMs. Additionally, the GMCH also provides a 1024 entry deep refresh queue. The
GMCH can be configured to keep up to 4 pages open within the memory array. Pages can be kept open
in any one bank of memory.
multiplexed address lines, SMAA[12:0], along with the two bank select lines, SBS[1:0], allow the
GMCH to support 2M, 4M, 8M, 16M, and 32M x64 DIMMs. Only asymmetric addressing is supported.
The GMCH has six SCS# lines (two copies of each for electrical loading), enabling the support of up to
six 64-bit rows of SDRAM. The GMCH targets SDRAM with CL2 and CL3 and supports both single
and double-sided DIMMs. Additionally, the GMCH also provides a 1024 entry deep refresh queue. The
GMCH can be configured to keep up to 4 pages open within the memory array. Pages can be kept open
in any one bank of memory.
SCKE[5:0] are used in configurations requiring powerdown mode for the SDRAM.
2.2.3.
Multiplexed AGP and Display Cache Interface
The Intel
®
82815 chipset GMCH multiplexes an AGP interface with a display cache interface for internal
3D graphics performance improvement. The display cache is used only in the internal graphics. When an
AGP card is installed in the system, the GMCH internal graphics will be disabled and the AGP controller
will be enabled.
AGP card is installed in the system, the GMCH internal graphics will be disabled and the AGP controller
will be enabled.
AGP Interface
A single AGP connector is supported by the GMCH AGP interface. The AGP buffers operate in one of
two selectable modes in order to support the AGP Universal Connector:
two selectable modes in order to support the AGP Universal Connector:
• 3.3V drive, not 5 volt safe: This mode is compliant to the AGP 1.0 and 2.0 specifications.
• 1.5V drive, not 3.3 volt safe: This mode is compliant with the AGP 2.0 specification.
• 1.5V drive, not 3.3 volt safe: This mode is compliant with the AGP 2.0 specification.
The following table shows the AGP Data Rate and the Signaling Levels supported by the GMCH.
Signaling Level
Data Rate
1.5V 3.3V
1x AGP
Yes
Yes
2x AGP
Yes
Yes
4x AGP
Yes
No
The AGP interface supports 4x AGP signaling. AGP semantic (PIPE# or SBA[7:0]) cycles to SDRAM
are not snooped on the host bus. AGP FRAME# cycles to SDRAM are snooped on the host bus. The
GMCH supports PIPE# or SBA[7:0] AGP address mechanisms, but not both simultaneously. Either the
PIPE# or the SBA[7:0] mechanism must be selected during system initialization. High priority accesses
are supported. Only memory writes from the hub interface to AGP are allowed. No transactions from
AGP to the hub interface are allowed.
are not snooped on the host bus. AGP FRAME# cycles to SDRAM are snooped on the host bus. The
GMCH supports PIPE# or SBA[7:0] AGP address mechanisms, but not both simultaneously. Either the
PIPE# or the SBA[7:0] mechanism must be selected during system initialization. High priority accesses
are supported. Only memory writes from the hub interface to AGP are allowed. No transactions from
AGP to the hub interface are allowed.