Epson S1D13708 Benutzerhandbuch

Seite von 574
Epson Research and Development
Page 29
Vancouver Design Center
Programming Notes and Examples
S1D13708
Issue Date: 01/11/20 
X39A-G-003-01
ADVANCE
D
 IN
FOR
MAT
ION
Subje
ct to C
ha
nge
6.3  LCD Power Sequencing
The S1D13708 requires LCD power sequencing (the process of powering-on and 
powering-off the LCD panel). LCD power sequencing allows the LCD bias voltage to 
discharge prior to shutting down the LCD signals, preventing long term damage to the panel 
and avoiding unsightly “lines” at power-on/power-off.
Proper LCD power sequencing for power-off requires a delay from the time the LCD power 
is disabled to the time the LCD signals are shut down. Power-on requires the LCD signals 
to be active prior to applying power to the LCD. This time interval depends on the LCD 
bias power supply design. For example, the LCD bias power supply on the S5U13708B00B 
Evaluation Board requires about 50 ms to fully discharge. Other power supply designs may 
vary.
This section assumes the LCD bias power is controlled through GPO0. The S1D13708 
GPIO pins are multi-use pins and may not be available in all system designs. For further 
information on the availability of GPIO pins, see the S1D13708 Hardware Functional 
Specification
, document number X36A-A-001-xx.
Note
This section discusses LCD power sequencing for passive and TFT (non-HR-TFT) pan-
els only. 
For further information on LCD power sequencing the HR-TFT, see Connecting to the 
Sharp HR-TFT Panels
, document number X36A-G-011-xx.
For further information on LCD Power Sequencing the D-TFD, see Connecting to the 
Epson D-TFD Panels
, document number X36A-G-012-xx.