Xilinx XAPP721 Benutzerhandbuch

Seite von 12
Write Datapath
R
Figure 3:  Write Data Transmitted Using OSERDES
Figure 4: Write Strobe (DQS) and Data (DQ) Timing for a Write Latency of Four
D1
D2
D3
D4
CLKDIV
CLK
CLKdiv_90
CLKfast_90
OSERDES
DQ
IOB
ChipSync
TM
 Circuit
Write
Data
Words
0-3
X721_03_080305
CLKfast_0
Clock Forwarded 
to Memory Device 
Command WRITE 
IDLE 
D0 D1 D2 D3 
Control (CS_L) 
Strobe (DQS) 
Data (DQ), OSERDES Output 
X721_04_120505
CLKfast_90
March 2006
Memory Interfaces Solution Guide
57