Hynix HMT351U7CFR8A-PBT0 Benutzerhandbuch

Seite von 52
Symbol
Parameter
DDR3L-800, 1066, 1333, & 1600
Unit Notes
Min
Max
VSEH
Single-ended high level for strobes
(VDD / 2) + 0.175
Note 3
V
1,2
Single-ended high level for Ck, CK
(VDD /2) + 0.175
Note 3
V
1,2
VSEL
Single-ended low level for strobes
Note 3
(VDD / 2) - 0.175
V
1,2
Single-ended low level for CK, CK
Note 3
(VDD / 2) - 0.175
V
1,2
Rev. 1.1 / Jul. 2013
22 
Notes:
1. For CK, CK use VIH/VIL (ac) of ADD/CMD; for strobes (DQS, DQS, DQSL, DQSL, DQSU, DQSU) use VIH/VIL (ac) 
of DQs.
2. VIH (ac)/VIL (ac) for DQs is based on VREFDQ; VIH (ac)/VIL (ac) for ADD/CMD is based on VREFCA; if a reduced 
ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
3. These values are not defined; however, the single-ended signals Ck, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU 
need to be within the respective limits (VIH (dc) max, VIL (dc) min) for single-ended signals as well as the limita-
tions for overshoot and undershoot. Refer to "" on page 28.
Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU