Texas Instruments IC MCU 16B MSP430G2202IN20 PDIP-20 TID MSP430G2202IN20 Datenbogen

Produktcode

MSP430G2202IN20

MSP430G2x32
MSP430G2x02

www.ti.com

SLAS723H – DECEMBER 2010 – REVISED MAY 2013

Memory Organization

Table 8. Memory Organization

MSP430G2102

MSP430G2202

MSP430G2302

MSP430G2402

MSP430G2132

MSP430G2232

MSP430G2332

MSP430G2432

Memory

Size

1kB

2kB

4kB

8kB

Main: interrupt vector

Flash

0xFFFF to 0xFFC0

Main: code memory

Flash

0xFFFF to 0xFC00

0xFFFF to 0xF800

0xFFFF to 0xF000

0xFFFF to 0xE000

Information memory

Size

256 Byte

Flash

010FFh to 01000h

RAM

Size

128 B

256 B

0x027F to 0x0200

0x02FF to 0x0200

Peripherals

16-bit

01FFh to 0100h

8-bit

0FFh to 010h

8-bit SFR

0Fh to 00h

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can
perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
•

Flash memory has n segments of main memory and four segments of information memory (A to D) of
64 bytes each. Each segment in main memory is 512 bytes in size.

•

Segments 0 to n may be erased in one step, or each segment may be individually erased.

•

Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also
called information memory.

•

Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
required.

Submit Documentation Feedback