Texas Instruments RM46 Hercules Safety MCU controlCARD TMDXRM46CNCD TMDXRM46CNCD Datenbogen
Produktcode
TMDXRM46CNCD
SPNS184A – SEPTEMBER 2012 – REVISED SEPTEMBER 2013
4.4
Warm Reset (nRST)
This is a bidirectional reset signal. The internal circuitry drives the signal low on detecting any device reset
condition. An external circuit can assert a device reset by forcing the signal low. On this terminal, the
output buffer is implemented as an open drain (drives low only). To ensure an external reset is not
arbitrarily generated, TI recommends that an external pullup resistor is connected to this terminal.
condition. An external circuit can assert a device reset by forcing the signal low. On this terminal, the
output buffer is implemented as an open drain (drives low only). To ensure an external reset is not
arbitrarily generated, TI recommends that an external pullup resistor is connected to this terminal.
This terminal has a glitch filter. It also has an internal pullup.
4.4.1
Causes of Warm Reset
Table 4-5. Causes of Warm Reset
DEVICE EVENT
SYSTEM STATUS FLAG
Power-Up Reset
Exception Status Register, bit 15
Oscillator fail
Global Status Register, bit 0
PLL slip
Global Status Register, bits 8 and 9
Watchdog exception / Debugger reset
Exception Status Register, bit 13
Software Reset
Exception Status Register, bit 4
External Reset
Exception Status Register, bit 3
4.4.2
nRST Timing Requirements
Table 4-6. nRST Timing Requirements
PARAMETER
MIN
MAX
UNIT
t
v(RST)
Valid time, nRST active after
2256 t
c(OSC)
(1)
ns
nPORRST inactive
Valid time, nRST active (all other
32 t
c(VCLK)
System reset conditions)
t
f(nRST)
475
2000
ns
Filter time nRST pin;
pulses less than MIN will be
filtered out, pulses greater than
MAX will generate a reset
filtered out, pulses greater than
MAX will generate a reset
(1)
Assumes the oscillator has started up and stabilized before nPORRST is released ..
Copyright © 2012–2013, Texas Instruments Incorporated
System Information and Electrical Specifications
61
Product Folder Links: