Texas Instruments DM6467 Digital Video Evaluation Module TMDXEVM6467T TMDXEVM6467T Datenbogen

Produktcode
TMDXEVM6467T
Seite von 352
SPRS605C – JULY 2009 – REVISED JUNE 2012
4.6.2.3
PWMCTL (Trigger Source) Control Register
The PWM control register (PWMCTL) [0x01C4 0054] chip-level connections of both PWM0 and PWM1.
and
describe in detail the PWMCTL register.
31
16
RESERVED
R-0000 0000 0000 0000
15
8
7
4
3
0
RESERVED
PWM11TRG
PWM0TRG
R-0000 0000
R/W-1111
R/W-1111
LEGEND: R/W = Read/Write; R = Read only; -= value after reset
Figure 4-16. PWMCTL Register [0x01C4 0054]
Table 4-20. PWMCTL Register Bit Descriptions
BIT
NAME
DESCRIPTION
31:8
RESERVED
Reserved. Read-only, writes have no effect.
7:4
PWM1TRG
PWM1 Trigger Source
0000 = GP[0]
1000 = VPIF Vertical Interrupt 0
0001 = GP[1]
1001 = VPIF Vertical Interrupt 1
0010 = GP[2]
1010 = VPIF Vertical Interrupt 2
0011 = GP[3]
1011 = VPIF Vertical Interrupt 3
0100 = GP[4]
1100 = Reserved
0101 = GP[5]
1101 = Reserved
0110 = GP[6]
1110 = Reserved
0111 = GP[7]
1111 = Reserved
PWM0 Trigger Source
3:0
PWM0TRG
same selection as above.
108
Device Configurations
Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Link(s):