Texas Instruments CC2650DK Benutzerhandbuch
Interrupts and Events Registers
4.6.2.93 CM3NMISEL0 Register (Offset = 800h) [reset = X]
CM3NMISEL0 is shown in
and described in
.
Output Selection for NMI Subscriber 0
Figure 4-102. CM3NMISEL0 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
EV
R-X
R-63h
Table 4-108. CM3NMISEL0 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-7
RESERVED
R
X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
other value than the reset value may result in undefined behavior.
6-0
EV
R
63h
Read only selection value
63h = Watchdog non maskable interrupt event, controlled by
WDT:CTL.INTTYPE
WDT:CTL.INTTYPE
385
SWCU117A – February 2015 – Revised March 2015
Interrupts and Events
Copyright © 2015, Texas Instruments Incorporated