Texas Instruments CC2650DK Benutzerhandbuch
![Texas Instruments](https://files.manualsbrain.com/attachments/b46f99d826b2b0e0e5f558c5fb6483942eb9216b/common/fit/150/50/c15ea36eb1fb1cce99a3b94668675bfc78ce832d8d727d9a7bb51a125510/brand_logo.gif)
Cortex-M3 Processor Registers
2.7.1.1
STIM0 Register (Offset = 0h) [reset = 0h]
STIM0 is shown in
and described in
Stimulus Port 0
Figure 2-4. STIM0 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
STIM0
R/W-0h
Table 2-27. STIM0 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-0
STIM0
R/W
0h
A write to this location causes data to be written into the FIFO if
TER.STIMENA0 is set. Reading from the stimulus port returns the
FIFO status in bit [0]: 0 = full, 1 = not full. The polled FIFO interface
does not provide an atomic read-modify-write, so it's users
responsibility to ensure exclusive read-modify-write if this ITM port is
used concurrently by interrupts or other threads.
TER.STIMENA0 is set. Reading from the stimulus port returns the
FIFO status in bit [0]: 0 = full, 1 = not full. The polled FIFO interface
does not provide an atomic read-modify-write, so it's users
responsibility to ensure exclusive read-modify-write if this ITM port is
used concurrently by interrupts or other threads.
52
SWCU117A – February 2015 – Revised March 2015
Copyright © 2015, Texas Instruments Incorporated