Panasonic MN101C77C User Manual
IX - 5
Chapter 9 Watchdog Timer
Operation
8
WDTS1
WDTS0
Watchdog time-out period
0
0
2
16
X system clock
0
1
2
18
X system clock
1
0
2
20
X system clock
1
1
2
22
X system clock
Watchdog Timer Period
The watchdog timer period is decided by the bp2, 1 (WDTS1-0) of the watchdog timer control register
(WDCTR) and the system clock (fs). If the watchdog timer is not cleared till the set period of watchdog
timer, that is regarded as an error and the watchdog interrupt (WDIRQ) of the non-maskable interrupt
(NMI) is generated.
2
C
T
D
W
1
C
T
D
W
0
C
T
A
W
e
h
t
t
a
d
e
r
a
e
l
c
e
b
n
a
c
r
e
m
i
t
g
o
d
h
c
t
a
W
e
r
o
m
r
o
e
l
c
y
c
g
n
i
w
o
ll
o
f
0
0
0
t
i
m
il
o
n
0
0
1
2
7
X
k
c
o
l
c
m
e
t
s
y
s
0
1
0
2
9
X
k
c
o
l
c
m
e
t
s
y
s
0
1
1
2
1
1
X
k
c
o
l
c
m
e
t
s
y
s
1
0
0
2
3
1
X
k
c
o
l
c
m
e
t
s
y
s
1
0
1
2
5
1
X
k
c
o
l
c
m
e
t
s
y
s
1
1
0
2
7
1
X
k
c
o
l
c
m
e
t
s
y
s
1
1
1
2
9
1
X
k
c
o
l
c
m
e
t
s
y
s
How to Clear Watchdog Timer
The watchdog timer can be cleared by writing to the watchdog timer control register (WDCTR). The
watchdog timer can be cleared regardless of the writing data to the register. The bit-set (BSET) that does
not change the value is recommended.
The watchdog timer period is generally decided from the execution time for main routine of program.
That should be set the longer period than the value of the execution time for main routine divided by
natural number (1, 2, , , ). And insert the instruction of the watchdog timer clear to the main routine as that
value makes the same cycle.
The Lowest Value for Watchdog Timer Clear
The lowest value for watchdog timer clear is decided by the bp5, 4, 3 (WDTC2, WDTC1, WDTC0) of the
watchdog timer control register (WDCTR).
Table 9-3-2 The Lowest Value for Watchdog Timer Clear
System clock is decided by the CPU mode control register (CPUM).
[
Chapter 2 2-5. Clock Switching ]
Table 9-3-1 Watchdog Timer Period