Intel PCI User Manual

Page of 406
Introduction
2
Software Developer’s Manual
For the 82544GC/EI, when connected to an appropriate SerDes, it can alternatively provide an 
Ethernet interface for 1000 Base-SX or LX applications (IEEE 802.3z).
Note: The 82546EB/82545EM is SerDes PICMG 2.16 compliant. The 82546GB/82545GM is SerDes 
PICMG 3.1 compliant.
82546GB/EB Ethernet controllers also provide features in an integrated dual-port solution 
comprised of two distinct MAC/PHY instances. As a result, they appear as multi-function PCI 
devices containing two identically-functioning Ethernet controllers. See 
 for details.
1.3
Ethernet Controller Features
This section describes the features of the PCI/PCI-X Family of Gigabit Ethernet Controllers.
1.3.1
PCI Features
32/64-bit 33/66 MHz, PCI Rev 2.3 and PCI-X 1.0a compliant Host interface (82546GB/
82545GM)
32/64-bit 33/66 MHz, PCI Rev 2.2 and PCI-X 1.0a compliant Host interface (82546EB, 
82545EM
, and 82544GC/EI)
32/64-bit 33/66 MHz, PCI Rev 2.3 compliant Host interface (82541xx)
32/64-bit 33/66 MHz, PCI Rev 2.2 compliant Host interface (82540EP/EM)
64-bit addressing for systems with more than 4 GB of physical memory 
Efficient PCI bus master operation
Command usage optimization for advanced PCI commands
1.3.2
CSA Features (82547GI/EI Only)
Uses dedicated port for client LAN controller directly on an MCH device
High-speed interface with twice the peak bandwidth of a 32-bit 33 MHz PCI bus
PCI power management registers recognized by the MCH
Interface only uses 13 signals
1.3.3
Network Side Features
Auto-Negotiation and Link Setup
— Automatic link configuration including speed, duplex and flow control under IEEE 
802.3ab for copper media
— For GMII/MII mode, the driver complies with the IEEE 802.3ab standard requirements 
for speed, duplex, and flow control Auto-Negotiation capabilities
Supports half and full duplex operation at 10 Mb/s and 100 Mb/s speeds while working with 
the internal PHY