Intel Core™ i7-860 Processor (8M Cache, 2.80 GHz) BX8060517860 User Manual
Product codes
BX8060517860
Datasheet
45
Register Description
2.6.5
SAD_PCIEXBAR
Global register for PCIEXBAR address space.
2.6.6
SAD_DRAM_RULE_0, SAD_DRAM_RULE_1,
SAD_DRAM_RULE_2, SAD_DRAM_RULE_3
SAD_DRAM_RULE_4, SAD_DRAM_RULE_5
SAD_DRAM_RULE_6, SAD_DRAM_RULE_7
This register provides SAD DRAM rules. Address Map for package determination.
Device:
0
Function: 1
Offset:
50h
Access as a Qword
Bit
Type
Reset
Value
Description
39:20
RW
0
ADDRESS.
Base address of PCIEXBAR. Must be naturally aligned to size; low order bits are
Base address of PCIEXBAR. Must be naturally aligned to size; low order bits are
ignored.
3:1
RW
0
SIZE.
Size of the PCIEXBAR address space. (MAX bus number).
000 = 256 MB.
001 = Reserved.
010 = Reserved.
011 = Reserved.
100 = Reserved.
101 = Reserved.
110 = 64 MB.
111 = 128 MB.
Size of the PCIEXBAR address space. (MAX bus number).
000 = 256 MB.
001 = Reserved.
010 = Reserved.
011 = Reserved.
100 = Reserved.
101 = Reserved.
110 = 64 MB.
111 = 128 MB.
0
RW
0
ENABLE.
Enable for PCIEXBAR address space. Editing size should not be done without
Enable for PCIEXBAR address space. Editing size should not be done without
also enabling range.
Device:
0
Function: 1
Offset:
80h, 84h, 88h, 8Ch, 90h, 94h, 98h, 9Ch
Access as a Dword
Bit
Type
Reset
Value
Description