Intel architecture ia-32 User Manual

5-20 Vol. 3A

INTERRUPT AND EXCEPTION HANDLING

Figure 5-5. Interrupt Task Switch

IDT

Task Gate

TSS for Interrupt-

TSS Selector

GDT

TSS Descriptor

Interrupt

Vector

TSS
Base
Address

Handling Task