Intel G870 CM8062307260115 User Manual

36

Datasheet, Volume 1

• Guest Preemption Timer

— Mechanism for a VMM to preempt the execution of a guest OS after an amount 

of time specified by the VMM. The VMM sets a timer value before entering a 

guest

— The feature aids VMM developers in flexibility and Quality of Service (QoS) 

guarantees

• Descriptor-Table Exiting

— Descriptor-table exiting allows a VMM to protect a guest OS from internal 

(malicious software based) attack by preventing relocation of key system data 

structures like IDT (interrupt descriptor table), GDT (global descriptor table), 

LDT (local descriptor table), and TSS (task segment selector). 

— A VMM using this feature can intercept (by a VM exit) attempts to relocate 

these data structures and prevent them from being tampered by malicious 

software.

The key Intel VT-d objectives are domain-based isolation and hardware-based 
virtualization. A domain can be abstractly defined as an isolated environment in a 
platform to which a subset of host physical memory is allocated. Virtualization allows 
for the creation of one or more partitions on a single system. This could be multiple 
partitions in the same operating system, or there can be multiple operating system 
instances running on the same system—offering benefits such as system consolidation, 
legacy migration, activity partitioning, or security.

The processor supports the following Intel VT-d features:

• Memory controller and Integrated graphics comply with Intel

®

 VT-d 1.0a 

specification

• Three VT-d DMA remap engines

— iGFX DMA remap engine
— DMI (non-high definition audio)/PEG
— DMI high definition audio

• 36-bit guest physical address and host physical address widths
• Support for 4K page sizes only
• Support for register-based fault recording only (for single entry only) and support 

for MSI interrupts for faults

— Support for fault collapsing based on Requester ID

• Support for both leaf and non-leaf caching
• Support for boot protection of default page table
• Support for non-caching of invalid page table entries
• Support for hardware based flushing of translated but pending writes and pending 

reads, on IOTLB invalidation

• Support for page-selective IOTLB invalidation
• MSI cycles (MemWr to address FEEx_xxxxh) not translated
• Translation faults result in cycle forwarding to VBIOS region (byte enables masked 

for writes)

— Returned data may be bogus for internal agents, PEG/DMI interfaces return 

unsupported request status