Supermicro XEON 2.8GHz P4X-0028-2M-800L User Manual
Product codes
P4X-0028-2M-800L
Intel® Xeon™ Processor with 512 KB L2 Cache
32
Datasheet
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. The tolerances for this specification have been stated generically to enable system designer to calculate the
2. The tolerances for this specification have been stated generically to enable system designer to calculate the
minimum values across the range of V
CC
.
3. GTLREF is generated from V
CC
on the baseboard by a voltage divider of 1 percent resistors. Refer to the
appropriate platform design guidelines for implementation details.
4. R
TT
is the on-die termination resistance measured from V
CC
to 1/3 V
CC
at the AGTL+ output driver. Refer to
the Intel
®
Xeon™ Processor with 512 KB L2 Cache Signal Integrity Models for I/V characteristics.
5. COMP resistors are pull downs to V
SS
provided on the baseboard with 1% tolerance. See the appropriate
platform design guidelines for implementation details.
6. The V
CC
referred to in these specifications refers to instantaneous V
CC
.
7. The COMP resistance value varies by platform. Refer to the appropriate platform design guideline for the
recommended COMP resistance value.
8. The values for R
TT
and COMP noted as ‘New Designs’ apply to designs that are optimized for the Intel
®
Xeon™ processor with 512 KB L2 cache. Refer to the appropriate platform design guideline for the
recommended COMP resistance value.
recommended COMP resistance value.
9. This specification applies to the Intel® Xeon™Processor with 512 KB L2 Cache when implemented in
platforms that do not include forward compatibility with future processors.
10.This specification applies to the Intel Xeon Processor with 512 KB L2 Cache when implemented in platforms
that include forward compatibility with future processors.
2.13
Front Side Bus AC Specifications
The processor front side bus timings specified in this section are defined at the processor core
(pads). See
(pads). See
for the pin listing and signal definitions.
through
list the AC specifications associated with the processor front side bus.
All AGTL+ timings are referenced to GTLREF for both ‘0’ and ‘1’ logic levels unless otherwise
specified.
specified.
The timings specified in this section should be used in conjunction with the signal integrity models
provided by Intel. These signal integrity models, which include package information, are available
for the Intel
provided by Intel. These signal integrity models, which include package information, are available
for the Intel
®
Xeon™ processor with 512 KB L2 cache in IBIS format. AGTL+ layout guidelines
are also available in the appropriate platform design guidelines.
Note: Care should be taken to read all notes associated with a particular timing parameter
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
COMP[1:0]
New
Design
New
Design
COMP Resistance
49.55
50
50.45
Ω
5, 7, 8
Table 13. AGTL+ Bus Voltage Definitions
Table 14. Front Side Bus Differential Clock Specifications
T# Parameter
Min
Nom
Max
Unit
Figure
Notes
Front Side Bus Clock Frequency
100.0
MHz
1, 2
T1: BCLK[1:0] Period
10.00
10.20
nS
1, 3
T2: BCLK[1:0] Period Stability
N/A
150
pS
1, 4, 5
T3: T
PH
BCLK[1:0] Pulse High Time
3.94
5
6.12
nS
1
T4: T
PL
BCLK[1:0] Pulse Low Time
3.94
5
6.12
nS
1
T5: BCLK[1:0] Rise Time
175
700
pS
1, 6
T6: BCLK[1:0] Fall Time
175
700
pS
1, 6