Intel E7-8891 v2 CM8063601377422 User Manual

Product codes
CM8063601377422
Page of 504
Integrated I/O (IIO) Configuration Registers
242
Intel
®
 Xeon
® 
Processor E7-2800/4800/8800 v2 Product Family
Datasheet Volume Two: Functional Description, February 2014
6:6
RW_O
0x0
selectable_de_emphasis:
When the Link is operating at 5.0 GT/s speed, this bit selects 
the level of deemphasis for an Upstream 
component.Encodings:
1b -3.5 dB
0b -6 dB
When the Link is operating at 2.5 GT/s speed, the setting of 
this bit has no effect.
5:5
RWS
0x0
hardware_autonomous_speed_disable:
When Set, this bit disables hardware from changing the Link 
speed for device specific reasons other than attempting to 
correct unreliable Link operation by reducing Link speed.
4:4
RWS_V
0x0
enter_compliance:
Software is permitted to force a link to enter Compliance 
mode at the speed indicated in the Target Link Speed field by 
setting this bit to 1b in both components on a link and then 
initiating a hot reset on the link.
3:0
RWS_V
0x3
0x2 (Device 0 
Function 0)
target_link_speed:
This field sets an upper limit on link operational speed by 
restricting the values advertised by the upstream component 
in its training sequences. Defined encodings are:
0001b 2.5Gb/s Target Link Speed
0010b 5Gb/s Target Link Speed
0011b 8Gb/s Target Link Speed (Reserved for Device 0 
Function 0)
All other encodings are reserved.
If a value is written to this field that does not correspond to a 
speed included in the Supported Link Speeds field, IIO will 
default to Gen1 speed.
This field is also used to set the target compliance mode 
speed when software is using the Enter Compliance bit to 
force a link into compliance mode.
Type:
CFG
PortID:
N/A
Bus:
0
Device:
0Function:0 (DMI2 Mode)
Offset:
0x1c0
Bus:
0
Device:
0Function:0 (PCIe* Mode)
Bus:
0
Device:
2Function:0-3
Bus:
0
Device:
3Function:0-3
Offset:
0xc0
Bit
Attr
Default
Description
downloadlike
ArtboardArtboardArtboard
Report Bug