Microchip Technology 93AA86C-I/SN Memory IC SOIC-8 93AA86C-I/SN Data Sheet
Product codes
93AA86C-I/SN
93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C
DS21797L-page 10
2003-2012 Microchip Technology Inc.
2.9
Write All (WRAL)
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
The self-timed auto-erase and programming cycle is
initiated by the rising edge of CLK on the last data bit.
Clocking of the CLK pin is not necessary after the
device has entered the WRAL cycle. The WRAL
command does include an automatic ERAL cycle for
the device. Therefore, the WRAL instruction does not
require an ERAL instruction, but the chip must be in the
EWEN status.
memory array with the data specified in the command.
The self-timed auto-erase and programming cycle is
initiated by the rising edge of CLK on the last data bit.
Clocking of the CLK pin is not necessary after the
device has entered the WRAL cycle. The WRAL
command does include an automatic ERAL cycle for
the device. Therefore, the WRAL instruction does not
require an ERAL instruction, but the chip must be in the
EWEN status.
The DO pin indicates the Ready/
Busy
status of the
device if CS is brought high after a minimum of 250 ns
low (T
low (T
CSL
).
V
CC
must be
4.5V for proper operation of WRAL.
FIGURE 2-7:
WRAL TIMING
Note:
The write sequence requires a logic high
signal on the PE pin prior to the rising
edge of the last data bit.
signal on the PE pin prior to the rising
edge of the last data bit.
Note:
After the Write All cycle is complete,
issuing a Start bit and then taking CS low
will clear the Ready/
issuing a Start bit and then taking CS low
will clear the Ready/
Busy
status from DO.
CS
CLK
DI
DO
H
IGH
-Z
1
0
0
0
1
x
•••
x
Dx
•••
D0
High-Z
Busy
Ready
T
WL
T
CSL
T
SV
T
CZ