Microchip Technology MA330019-2 Data Sheet

© 2007-2012 Microchip Technology Inc.

DS70292G-page 131

Many useful resources related to the CPU are provided
on the main product page of the Microchip web site for
the devices listed in this data sheet. This product page,
which can be accessed using this 

, contains the

latest updates and additional information.

8.1.1

KEY RESOURCES

• Section 38. “Direct Memory Access (DMA) 

(Part III)” (DS70215)

• Code Samples
• Application Notes
• Software Libraries
• Webinars
• All related dsPIC33F/PIC24H Family Reference 

Manuals Sections

• Development Tools

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7)
contains the following registers:
• A 16-bit DMA Channel Control register 

(DMAxCON)

• A 16-bit DMA Channel IRQ Select register 

(DMAxREQ)

• A 16-bit DMA RAM Primary Start Address register 

(DMAxSTA)

• A 16-bit DMA RAM Secondary Start Address 

register (DMAxSTB)

• A 16-bit DMA Peripheral Address register 

(DMAxPAD)

• A 10-bit DMA Transfer Count register (DMAxCNT)
An additional pair of status registers, DMACS0 and
DMACS1, are common to all DMAC channels.
DMACS0 contains the DMA RAM and SFR write colli-
sion flags, XWCOLx and PWCOLx, respectively.
DMACS1 indicates DMA channel and Ping-Pong mode
status.
The DMAxCON, DMAxREQ, DMAxPAD and
DMAxCNT are all conventional read/write registers.
Reads of DMAxSTA or DMAxSTB reads the contents
of the DMA RAM Address register. Writes to DMAx-
STA or DMAxSTB write to the registers. This allows
the user to determine the DMA buffer pointer value
(address) at any time. 
The interrupt flags (DMAxIF) are located in an IFSx
register in the interrupt controller. The corresponding
interrupt enable control bits (DMAxIE) are located in
an IECx register in the interrupt controller, and the cor-
responding interrupt priority control bits (DMAxIP) are
located in an IPCx register in the interrupt controller.

In the event you are not able to access the
product page using the link above, enter
this URL in your browser: