Microchip Technology MA330026 Data Sheet
dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104
DS70000652F-page 128
2011-2014 Microchip Technology Inc.
8.2
Oscillator Control Registers
REGISTER 8-1:
OSCCON: OSCILLATOR CONTROL REGISTER
)
U-0
R-0
R-0
R-0
U-0
R/W-y
R/W-y
R/W-y
—
COSC2
COSC1
COSC0
—
NOSC2
NOSC1
NOSC0
bit 15
bit 8
R/W-0
R/W-0
R-0
U-0
R/C-0
U-0
R/W-0
R/W-0
CLKLOCK
IOLOCK
LOCK
—
CF
—
LPOSCEN
OSWEN
bit 7
bit 0
Legend:
C = Clearable bit
y = Value set from Configuration bits on POR
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15
Unimplemented: Read as ‘0’
bit 14-12
COSC<2:0>: Current Oscillator Selection bits (read-only)
111
= Fast RC Oscillator (FRC) with Divide-by-n
110
= Fast RC Oscillator (FRC) with Divide-by-16
101
= Low-Power RC Oscillator (LPRC)
100
= Secondary Oscillator (SOSC)
011
= Primary Oscillator (MS, EC) with PLL
010
= Primary Oscillator (MS, HS, EC)
001
= Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)
000
= Fast RC Oscillator (FRC)
bit 11
Unimplemented: Read as ‘0’
bit 10-8
NOSC<2:0>: New Oscillator Selection bits
(
)
111
= Fast RC Oscillator (FRC) with Divide-by-n
110
= Fast RC Oscillator (FRC) with Divide-by-16
101
= Low-Power RC Oscillator (LPRC)
100
= Secondary Oscillator (SOSC)
011
= Primary Oscillator (MS, EC) with PLL
010
= Primary Oscillator (MS, HS, EC)
001
= Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)
000
= Fast RC Oscillator (FRC)
bit 7
CLKLOCK: Clock Lock Enable bit
If Clock Switching is Enabled and FSCM is Disabled (FCKSM<1:0> (FOSC<7:6>) = 0b01):
1
1
= Clock switching is disabled, system clock source is locked
0
= Clock switching is enabled, system clock source can be modified by clock switching
bit 6
IOLOCK: Peripheral Pin Select Lock bit
1
= Peripheral Pin Select is locked, a write to Peripheral Pin Select registers is not allowed
0
= Peripheral Pin Select is not locked, a write to Peripheral Pin Select registers is allowed
bit 5
LOCK: PLL Lock Status bit (read-only)
1
= Indicates that PLL is in lock or PLL start-up timer is satisfied
0
= Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
bit 4
Unimplemented: Read as ‘0’
Note 1:
Writes to this register require an unlock sequence. Refer to “Oscillator (Part VI)” (DS70644) in the
“dsPIC33/PIC24 Family Reference Manual” for details.
“dsPIC33/PIC24 Family Reference Manual” for details.
2:
Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.
This applies to clock switches in either direction. In these instances, the application must switch to FRC
mode as a transitional clock source between the two PLL modes.
This applies to clock switches in either direction. In these instances, the application must switch to FRC
mode as a transitional clock source between the two PLL modes.