Microchip Technology DM183021 Data Sheet
2010 Microchip Technology Inc.
DS39616D-page 249
PIC18F2331/2431/4331/4431
21.2
A/D Result Buffer
The A/D module has a 4-level result buffer with an
address range of 0 to 3, enabled by setting the FIFOEN
bit in the ADCON1 register. This buffer is implemented
in a circular fashion, where the A/D result is stored in
one location and the address is incremented. If the
address is greater than 3, the pointer is wrapped back
around to 0. The result buffer has a Buffer Empty Flag,
BFEMT, indicating when any data is in the buffer. It also
has a Buffer Overflow Flag, BFOVFL, which indicates
when a new sample has overwritten a location that was
not previously read.
Associated with the buffer is a pointer to the address for
the next read operation. The ADPNT<1:0> bits
configure the address for the next read operation.
These bits are read-only.
The Result Buffer also has a configurable interrupt
trigger level that is configured by the ADRS<1:0> bits.
The user has three selections: interrupt flag set on
every write to the buffer, interrupt on every second write
to the buffer, or interrupt on every fourth write to the
buffer. ADPNT<1:0> are reset to ‘00’ every time a
conversion sequence is started (either by setting the
GO/DONE bit or on a trigger).
address range of 0 to 3, enabled by setting the FIFOEN
bit in the ADCON1 register. This buffer is implemented
in a circular fashion, where the A/D result is stored in
one location and the address is incremented. If the
address is greater than 3, the pointer is wrapped back
around to 0. The result buffer has a Buffer Empty Flag,
BFEMT, indicating when any data is in the buffer. It also
has a Buffer Overflow Flag, BFOVFL, which indicates
when a new sample has overwritten a location that was
not previously read.
Associated with the buffer is a pointer to the address for
the next read operation. The ADPNT<1:0> bits
configure the address for the next read operation.
These bits are read-only.
The Result Buffer also has a configurable interrupt
trigger level that is configured by the ADRS<1:0> bits.
The user has three selections: interrupt flag set on
every write to the buffer, interrupt on every second write
to the buffer, or interrupt on every fourth write to the
buffer. ADPNT<1:0> are reset to ‘00’ every time a
conversion sequence is started (either by setting the
GO/DONE bit or on a trigger).
21.3
A/D Acquisition Requirements
For the A/D Converter to meet its specified accuracy,
the charge holding capacitor (C
the charge holding capacitor (C
HOLD
) must be allowed
. The
source impedance (R
S
) and the internal sampling
switch (R
SS
) impedance directly affect the time
required to charge the capacitor C
HOLD
. The sampling
switch (R
SS
) impedance varies over the device voltage
(V
DD
). The source impedance affects the offset voltage
at the analog input (due to pin leakage current). The
maximum recommended impedance for analog
sources is 2.5 k
maximum recommended impedance for analog
sources is 2.5 k
. After the analog input channel is
selected (changed), the channel must be sampled for
at least the minimum acquisition time before starting a
conversion.
at least the minimum acquisition time before starting a
conversion.
To calculate the minimum acquisition time,
may be used. This equation assumes
that 1/2 LSb error is used (1024 steps for the A/D). The
1/2 LSb error is the maximum error allowed for the A/D
to meet its specified resolution.
1/2 LSb error is the maximum error allowed for the A/D
to meet its specified resolution.
shows the calculation of the minimum
required acquisition time T
ACQ
. In this case, the
converter module is fully powered up at the outset and
therefore, the amplifier settling time, T
therefore, the amplifier settling time, T
AMP
, is negligible.
This calculation is based on the following application
system assumptions:
C
system assumptions:
C
HOLD
=
9
pF
Rs
=
100
Conversion Error
1/2 LSb
V
DD
=
5V
Rss = 6 k
Temperature
=
50°C (system max.)
V
HOLD
=
0V @ time = 0
EQUATION 21-1:
ACQUISITION TIME
EQUATION 21-2:
MINIMUM A/D HOLDING CAPACITOR CHARGING TIME
Note:
When right justified, reading ADRESL
increments the ADPNT<1:0> bits. When
left justified, reading ADRESH increments
the ADPNT<1:0> bits.
increments the ADPNT<1:0> bits. When
left justified, reading ADRESH increments
the ADPNT<1:0> bits.
Note:
When the conversion is started, the
holding capacitor is disconnected from the
input pin.
holding capacitor is disconnected from the
input pin.
T
ACQ
=
Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
=
T
AMP
+ T
C
+ T
COFF
V
HOLD
= (V
REF
– (V
REF
/2048)) • (1 – e
(-T
C
/C
HOLD
(R
IC
+ R
SS
+ R
S
))
)
or
T
T
C
=
-(C
HOLD
)(R
IC
+ R
SS
+ R
S
) ln(1/2048)