Microchip Technology MA330011 Data Sheet
dsPIC33F
DS7
0165E-page
64
P
reli
m
m
inary
©
20
07 M
ic
rochip
T
e
c
hnology
In
c
.
TABLE 3-24:
DCI REGISTER MAP
SFR
Name
Addr.
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset State
DCICON1
0280
DCIEN
—
DCISIDL
—
DLOOP
CSCKD
CSCKE
COFSD
UNFM
CSDOM
DJST
—
—
—
COFSM1
COFSM0
0000 0000 0000 0000
DCICON2
0282
—
—
—
—
BLEN1
BLEN0
—
COFSG<3:0>
—
WS<3:0>
0000 0000 0000 0000
DCICON3
0284
—
—
—
—
BCG<11:0>
0000 0000 0000 0000
DCISTAT
0286
—
—
—
—
SLOT3
SLOT2
SLOT1
SLOT0
—
—
—
—
ROV
RFUL
TUNF
TMPTY
0000 0000 0000 0000
TSCON
0288
TSE15
TSE14
TSE13
TSE12
TSE11
TSE10
TSE9
TSE8
TSE7
TSE6
TSE5
TSE4
TSE3
TSE2
TSE1
TSE0
0000 0000 0000 0000
RSCON
028C
RSE15
RSE14
RSE13
RSE12
RSE11
RSE10
RSE9
RSE8
RSE7
RSE6
RSE5
RSE4
RSE
3
RSE2
RSE1
RSE0
0000 0000 0000 0000
RXBUF0
0290
Receive Buffer #0 Data Register
0000 0000 0000 0000
RXBUF1
0292
Receive Buffer #1 Data Register
0000 0000 0000 0000
RXBUF2
0294
Receive Buffer #2 Data Register
0000 0000 0000 0000
RXBUF3
0296
Receive Buffer #3 Data Register
0000 0000 0000 0000
TXBUF0
0298
Transmit Buffer #0 Data Register
0000 0000 0000 0000
TXBUF1
029A
Transmit Buffer #1 Data Register
0000 0000 0000 0000
TXBUF2
029C
Transmit Buffer #2 Data Register
0000 0000 0000 0000
TXBUF3
029E
Transmit Buffer #3 Data Register
0000 0000 0000 0000
Legend:
— = unimplemented, read as ‘
0
’.
Note
1:
Refer to the “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.
TABLE 3-25:
PORTA REGISTER MAP
(1)
File Name
Addr
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
All
Resets
TRISA
02C0
TRISA15
TRISA14
TRISA13
TRISA12
—
TRISA10
TRISA9
—
TRISA7
TRISA6
TRISA5
TRISA4
TRISA3
TRISA2
TRISA1
TRISA0
D6C0
PORTA
02C2
RA15
RA14
RA13
RA12
—
RA10
RA9
—
RA7
RA6
RA5
RA4
RA3
RA2
RA1
RA0
xxxx
LATA
02C4
LATA15
LATA14
LATA13
LATA12
—
LATA10
LATA9
—
LATA7
LATA6
LATA5
LATA4
LATA3
LATA2
LATA1
LATA0
xxxx
ODCA
(2)
06C0
ODCA15
ODCA14
ODCA13
ODCA12
—
—
—
—
—
—
ODCA5
ODCA4
ODCA3
ODCA2
ODCA1
ODCA0
xxxx
Legend:
x
= unknown value on Reset, — = unimplemented, read as ‘
0
’. Reset values are shown in hexadecimal for 100-pin devices.
Note
1:
The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.
TABLE 3-26:
PORTB REGISTER MAP
(1)
File Name
Addr
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
All
Resets
TRISB
02C6
TRISB15
TRISB14
TRISB13
TRISB12
TRISB11
TRISB10
TRISB9
TRISB8
TRISB7
TRISB6
TRISB5
TRISB4
TRISB3
TRISB2
TRISB1
TRISB0
FFFF
PORTB
02C8
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
xxxx
LATB
02CA
LATB15
LATB14
LATB13
LATB12
LATB11
LATB10
LATB9
LATB8
LATB7
LATB6
LATB5
LATB4
LATB3
LATB2
LATB1
LATB0
xxxx
Legend:
x
= unknown value on Reset, — = unimplemented, read as ‘
0
’. Reset values are shown in hexadecimal for 100-pin devices.
Note
1:
The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.