Microchip Technology DM164134 Data Sheet
© 2006 Microchip Technology Inc.
DS41159E-page 191
PIC18FXX8
18.2.2
USART ASYNCHRONOUS
RECEIVER
RECEIVER
The receiver block diagram is shown in Figure 18-4.
The data is received on the RC7/RX/DT pin and drives
the data recovery block. The data recovery block is
actually a high-speed shifter, operating at x16 times the
baud rate, whereas the main receive serial shifter oper-
ates at the bit rate or at F
The data is received on the RC7/RX/DT pin and drives
the data recovery block. The data recovery block is
actually a high-speed shifter, operating at x16 times the
baud rate, whereas the main receive serial shifter oper-
ates at the bit rate or at F
OSC
. This mode would
typically be used in RS-232 systems.
Steps to follow when setting up an Asynchronous
Reception:
Reception:
1.
Initialize the SPBRG register for the appropriate
baud rate. If a high-speed baud rate is desired,
set bit BRGH (Section 18.1 “USART Baud
Rate Generator (BRG)”).
baud rate. If a high-speed baud rate is desired,
set bit BRGH (Section 18.1 “USART Baud
Rate Generator (BRG)”).
2.
Enable the asynchronous serial port by clearing
bit SYNC and setting bit SPEN.
bit SYNC and setting bit SPEN.
3.
If interrupts are desired, set enable bit RCIE.
4.
If 9-bit reception is desired, set bit RX9.
5.
Enable the reception by setting bit CREN.
6.
Flag bit RCIF will be set when reception is
complete and an interrupt will be generated if
enable bit RCIE was set.
complete and an interrupt will be generated if
enable bit RCIE was set.
7.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
enabled) and determine if any error occurred
during reception.
8.
Read the 8-bit received data by reading the
RCREG register.
RCREG register.
9.
If any error occurred, clear the error by clearing
enable bit CREN.
enable bit CREN.
18.2.3
SETTING UP 9-BIT MODE WITH
ADDRESS DETECT
ADDRESS DETECT
This mode would typically be used in RS-485 systems.
Steps to follow when setting up an Asynchronous
Reception with Address Detect Enable:
Steps to follow when setting up an Asynchronous
Reception with Address Detect Enable:
1.
Initialize the SPBRG register for the appropriate
baud rate. If a high-speed baud rate is required,
set the BRGH bit.
baud rate. If a high-speed baud rate is required,
set the BRGH bit.
2.
Enable the asynchronous serial port by clearing
the SYNC bit and setting the SPEN bit.
the SYNC bit and setting the SPEN bit.
3.
If interrupts are required, set the RCEN bit and
select the desired priority level with the RCIP bit.
select the desired priority level with the RCIP bit.
4.
Set the RX9 bit to enable 9-bit reception.
5.
Set the ADDEN bit to enable address detect.
6.
Enable reception by setting the CREN bit.
7.
The RCIF bit will be set when reception is
complete. The interrupt will be Acknowledged if
the RCIE and GIE bits are set.
complete. The interrupt will be Acknowledged if
the RCIE and GIE bits are set.
8.
Read the RCSTA register to determine if any
error occurred during reception, as well as read
bit 9 of data (if applicable).
error occurred during reception, as well as read
bit 9 of data (if applicable).
9.
Read RCREG to determine if the device is being
addressed.
addressed.
10. If any error occurred, clear the CREN bit.
11. If the device has been addressed, clear the
ADDEN bit to allow all received data into the
receive buffer and interrupt the CPU.
receive buffer and interrupt the CPU.
FIGURE 18-4:
USART RECEIVE BLOCK DIAGRAM
x64 Baud Rate CLK
SPBRG
Baud Rate Generator
RC7/RX/DT
Pin Buffer
and Control
SPEN
Data
Recovery
CREN
OERR
FERR
RSR Register
MSb
LSb
RX9D
RCREG Register
FIFO
Interrupt
RCIF
RCIE
Data Bus
8
÷ 64
÷ 16
÷ 16
or
Stop
Start
(8)
7
1
0
RX9
• • •
Note:
I/O pins have diode protection to V
DD
and V
SS
.