Microchip Technology DM183037 Data Sheet

Page of 696
 2012 Microchip Technology Inc.
DS30575A-page 323
PIC18F97J94 FAMILY
18.4
PWM (Enhanced Mode)
The Enhanced PWM mode can generate a PWM signal
on up to four different output pins, with up to 10 bits of
resolution. It can do this through four different PWM
Output modes:
• Single PWM
• Half-Bridge PWM
• Full-Bridge PWM, Forward mode
• Full-Bridge PWM, Reverse mode
To select an Enhanced PWM mode, the PxM bits of the
CCPxCON register must be set appropriately.
The PWM outputs are multiplexed with I/O pins and are
designated: PxA, PxB, PxC and PxD. The polarity of the
PWM pins is configurable and is selected by setting the
CCPxM bits in the CCPxCON register appropriately.
 provides the pin assignments for each
Enhanced PWM mode.
 provides an example of a simplified block
diagram of the Enhanced PWM module.
FIGURE 18-3:
EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE
Note:
To prevent the generation of an
incomplete waveform when the PWM is
first enabled, the ECCP module waits until
the start of a new PWM period before
generating a PWM signal.
CCPRxL
CCPRxH (Slave)
Comparator
TMR2
Comparator
PR2
(1)
R
Q
S
Duty Cycle Registers
DCxB<1:0>
Clear Timer2,
Toggle PWM Pin and 
Latch Duty Cycle
Note 1: The 8-bit TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the
10-bit time base.
2: The TRIS register value for each PWM output must be configured appropriately.
3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.
TRIS
(2)
ECCP1/Output Pi
n
(3)
TRIS
(2)
Output Pi
n
(3)
TRIS
(2)
Output Pi
n
(3)
TRIS
(2)
Output Pi
n
(3)
Output
Controller
PxM<1:0>
2
CCPxM<3:0>
4
ECCPxDEL
ECCPx/PxA
PxB
PxC
PxD