Microchip Technology DM183037 Data Sheet

 2012 Microchip Technology Inc.

DS30575A-page 499

The full range of voltage reference cannot be realized
due to the construction of the module. The transistors
on the top and bottom of the resistor ladder network
(

) keep CV

REF

 from approaching the refer-

ence source rails. The voltage reference is derived
from the reference source; therefore, the CV

REF

 output

changes with fluctuations in that source. The tested
absolute accuracy of the voltage reference can be
found in 

When the device wakes up from Sleep through an
interrupt or a Watchdog Timer time-out, the contents of
the CVRCON register are not affected. To minimize
current consumption in Sleep mode, the voltage
reference should be disabled.

A device Reset disables the voltage reference by
clearing bit, CVREN (CVRCONL<7>). This Reset also
disconnects the reference from the RF5 pin by clearing
bit, CVROE (CVRCONL<6>).

The voltage reference module operates independently
of the comparator module. The output of the reference
generator may be connected to the RA0 pin if the
CVROE bit is set. Enabling the voltage reference out-
put onto RA0, when it is configured as a digital input,
will increase current consumption. Connecting RA0 as
a digital output with CVRSS enabled will also increase
current consumption.
The RA0 pin can be used as a simple D/A output with
limited drive capability. Due to the limited current drive
capability, a buffer must be used on the voltage
reference output for external connections to V

REF

.

 shows an example buffering technique.

R is dependent upon the Comparator Voltage Reference bits, CVRCONH<4:0>, CVRCONL<5:4> and 
CVRCONL<0>.

CV

REF

Module

R

(1)

Voltage

Reference

Output

Impedance

RF5

+
–

CV

REF

 Output