Intel i3-2328M FF8062701275100 Data Sheet

Product codes
FF8062701275100
Page of 170
Interfaces
32
Datasheet, Volume 1
2.4.2
Processor Graphics Display
The Processor Graphics controller display pipe can be broken down into three 
components: 
• Display Planes
• Display Pipes
• Embedded DisplayPort* and Intel
®
 FDI
2.4.2.1
Display Planes
A display plane is a single displayed surface in memory and contains one image 
(desktop, cursor, overlay). It is the portion of the display hardware logic that defines 
the format and location of a rectangular region of memory that can be displayed on 
display output device and delivers that data to a display pipe. This is clocked by the 
Core Display Clock.
2.4.2.1.1
Planes A and B
Planes A and B are the main display planes and are associated with Pipes A and B 
respectively. The two display pipes are independent, allowing for support of two 
independent display streams. They are both double-buffered, which minimizes latency 
and improves visual quality.
2.4.2.1.2
Sprite A and B
Sprite A and Sprite B are planes optimized for video decode, and are associated with 
Planes A and B respectively. Sprite A and B are also double-buffered.
Figure 2-7. Processor Display Block Diagram