Intel Core 2 Extreme QX9300 BX80562QX9300 User Manual

Product codes

BX80562QX9300

Datasheet

Low Power Features

NOTE:
1.

AutoHALT or MWAIT/C1.

2.1.1

Core Low Power State Descriptions

2.1.1.1

Core C0 State

This is the normal operating state for cores in the processor.

2.1.1.2

Core C1/AutoHALT Powerdown State

C1/AutoHALT is a low power state entered when a core executes the HALT instruction.

The processor core will transition to the C0 state upon occurrence of SMI#, INIT#,

LINT[1:0] (NMI, INTR), or FSB interrupt messages. RESET# will cause the processor to

immediately initialize itself.

A System Management Interrupt (SMI) handler will return execution to either Normal

state or the AutoHALT Powerdown state. See the Intel® 64 and IA-32 Architectures

Software Developer's Manuals, Volume 3A/3B: System Programmer's Guide for more

information.

The system can generate a STPCLK# while the processor is in the AutoHALT

Powerdown state. When the system deasserts the STPCLK# interrupt, the processor

will return execution to the HALT state.

Figure 2.

Package Low Power States

Table 2.

Coordination of Core Low Power States at the Package Level

Package State

Core1 State

Core0 State

Normal

Stop-Grant

Normal

Stop-Grant

Deep Sleep

Normal

Stop-Grant

Deep Sleep

Deeper Sleep

Normal

Stop

Grant

Sleep

Deep

Sleep

Deeper

Sleep

Stop Grant

Snoop

STPCLK# asserted

STPCLK# desserted

SLP# asserted

SLP# desserted

DPSLP# asserted

DPSLP# deasserted

DPRSTP# asserted

DPRSTP# desserted

Snoop

serviced

Snoop

occurs