Intel E3845 FH8065301487715 Data Sheet
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Product codes
FH8065301487715
Intel
®
Atom™ Processor E3800 Product Family
3600
Datasheet
24.3.250 DW_ahb_dmac Component Parameters Register 1 - High
(DMA_COMP_PARAMS_1_HI)—Offset 3F4h
Refer to the description for DW_ahb_dmac Component Parameters Register 1 - Low.
Access Method
Default: 37000F04h
Type:
Memory Mapped I/O Register
(Size: 32 bits)
Offset:
BAR Type:
PCI Configuration Register (Size: 32 bits)
BAR Reference:
[B:0, D:30, F:0] + 10h
31
28
24
20
16
12
8
4
0
0 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 0 0
Unde
fine
d
ST
A
T
IC_ENDIAN
_
SELEC
T
ADD_E
N
C
O
D
E
D_P
A
RAMS
NUM_H
S
_
INT
M4_HDA
TA
_WID
TH
M3_HDA
TA
_WID
TH
M2_HDA
TA
_WID
TH
M1_HDA
TA
_WID
TH
S_HDA
TA_WID
T
H
N
U
M_MASTE
R
_
INT
NUM_
CHANNELS
Un
de
fine
d0
MABRST
INTR_IO
BIG_ENDIA
N
Bit
Range
Default &
Access
Field Name (ID): Description
31:30
0h
RW
Undefined:
Reserved.
29
1h
RO
STATIC_ENDIAN_SELECT:
The value of this register is derived from the
DMAH_STATIC_ENDIAN_SELECT coreConsultant parameter. For a description of this
parameter, refer to page 104.
•
•
0 = FALSE
•
1 = TRUE
28
1h
RO
ADD_ENCODED_PARAMS:
The value of this register is derived from the
DMAH_ADD_ENCODED_PARAMS coreConsultant parameter. For a description of this
parameter, refer to page 104.
•
•
0 = FALSE
•
1 = TRUE
27:23
0eh
RO
NUM_HS_INT:
The value of this register is derived from the DMAH_NUM_HS_INT
coreConsultant parameter. For a description of this parameter, refer to page 102.
•
•
0h0 = 0
•
to
•
1h0 = 16
22:21
0h
RO
M4_HDATA_WIDTH:
The value of this register is derived from the
DMAH_M4_HDATA_WIDTH coreConsultant parameter. For a description of this
parameter, refer to page 105.
•
•
0h = 32 bits
•
1h = 64 bits
•
2h = 128 bits
•
3h = 256 bits