Data Sheet (MCP6241-E/SN)Table of Contents1.0 Electrical Characteristics31.1 Test Circuits4FIGURE 1-1: AC and DC Test Circuit for Most Non-Inverting Gain Conditions.4FIGURE 1-2: AC and DC Test Circuit for Most Inverting Gain Conditions.42.0 Typical Performance Curves5FIGURE 2-1: Input Offset Voltage.5FIGURE 2-2: PSRR, CMRR vs. Frequency.5FIGURE 2-3: Input Bias Current at +85C.5FIGURE 2-4: CMRR, PSRR vs. Ambient Temperature.5FIGURE 2-5: Open-Loop Gain, Phase vs. Frequency.5FIGURE 2-6: Input Bias Current at +125C.5FIGURE 2-7: Input Noise Voltage Density vs. Frequency.6FIGURE 2-8: Input Offset Voltage vs. Common Mode Input Voltage at VDD = 1.8V.6FIGURE 2-9: Input Offset Voltage vs. Common Mode Input Voltage at VDD = 5.5V.6FIGURE 2-10: Input Offset Voltage Drift.6FIGURE 2-11: Input Offset Voltage vs. Output Voltage.6FIGURE 2-12: Output Short-Circuit Current vs. Ambient Temperature.6FIGURE 2-13: Slew Rate vs. Ambient Temperature.7FIGURE 2-14: Output Voltage Headroom vs. Output Current Magnitude.7FIGURE 2-15: Maximum Output Voltage Swing vs. Frequency.7FIGURE 2-16: Small-Signal, Non-Inverting Pulse Response.7FIGURE 2-17: Large-Signal, Non-Inverting Pulse Response.7FIGURE 2-18: Quiescent Current vs. Power Supply Voltage.7FIGURE 2-19: Measured Input Current vs. Input Voltage (below VSS).83.0 Pin Descriptions9TABLE 3-1: Pin Function Table for Single Op Amps9TABLE 3-2: Pin Function Table for Dual and Quad Op Amps93.1 Analog Outputs93.2 Analog Inputs93.3 Power Supply (VSS and VDD)93.4 Exposed Thermal Pad (EP)94.0 Application infoRmation114.1 Rail-to-Rail Inputs11FIGURE 4-1: The MCP6241/1R/1U/2/4 Show No Phase Reversal.11FIGURE 4-2: Simplified Analog Input ESD Structures.11FIGURE 4-3: Protecting the Analog Inputs.114.2 Rail-to-Rail Output124.3 Capacitive Loads12FIGURE 4-4: Output Resistor, RISO stabilizes large capacitive loads.12FIGURE 4-5: Recommended RISO Values for Capacitive Loads.124.4 Supply Bypass124.5 Unused Op Amps12FIGURE 4-6: Unused Op Amps.124.6 PCB Surface Leakage13FIGURE 4-7: Example Guard Ring Layout for Inverting Gain.134.7 Application Circuits13FIGURE 4-8: Summing Amplifier Circuit.13FIGURE 4-9: Effect of Parasitic Capacitance at the Input.145.0 Design AIDS155.1 SPICE Macro Model155.2 Mindi™ Circuit Designer & Simulator155.3 Microchip Advanced Part Selector (MAPS)155.4 Analog Demonstration and Evaluation Boards155.5 Application Notes156.0 Packaging Information176.1 Package Marking Information17Size: 668 KBPages: 38Language: EnglishOpen manual