Motorola 24-Bit Digital Signal Processor User Manuals

Table of Contents

• 00

  0
• 0. . . 0 1 0 0 . . . . . . . . . . . 0 0 00

  0
• 100

  0
• SECTION 1.1 INTRODUCTION

  3
• SECTION 1.2 ORIGIN OF DIGITAL SIGNAL PROCESSING

  3
• SECTION 2.1 DSP56K CENTRAL ARCHITECTURE OVERVIEW

  3
• SECTION 2.2 DATA BUSES

  3
• SECTION 3.1 DATA ARITHMETIC LOGIC UNIT

  3
• SECTION 3.2 OVERVIEW AND DATA ALU ARCHITECTURE

  3
• SECTION 4.2 AGU ARCHITECTURE

  3
• 4.2.1 Address Register Files (Rn)

  3
• SECTION 5.1 PROGRAM CONTROL UNIT

  3
• SECTION 5.2 OVERVIEW

  3
• SECTION 6.1 INSTRUCTION SET INTRODUCTION

  3
• SECTION 6.2 SYNTAX

  3
• SECTION 6.3 INSTRUCTION FORMATS

  3
• SECTION 7.1 PROCESSING STATES

  3
• SECTION 7.2 NORMAL PROCESSING STATE

  3
• 7.2.1 Instruction Pipeline

  3
• SECTION 8.1 PORT A OVERVIEW

  3
• SECTION 8.2 PORT A INTERFACE

  3
• SECTION 9.1 PLL CLOCK OSCILLATOR INTRODUCTION

  3
• SECTION 9.2 PLL COMPONENTS

  3
• SECTION 10.1 INTRODUCTION

  3
• SECTION 10.2 ON-CHIP EMULATION (OnCE) PINS

  3
• SECTION 11.1 USER SUPPORT

  3
• SECTION A.1 APPENDIX A INTRODUCTION

  3
• SECTION A.2 INSTRUCTION GUIDE

  3
• SECTION B.1 INTRODUCTION

  3
• SECTION B.2 BENCHMARK PROGRAMS

  3
• SECTION 2.3 ADDRESS BUSES

  4
• 4.2.2 Offset Register Files (Nn)

  4
• 9.2.1 Phase Detector and Charge Pump Loop Filter

  4
• SECTION 11.2 MOTOROLA DSP PRODUCT SUPPORT

  4
• 11.2.1 DSP56000CLASx Assembler/Simulator

  4
• 11.2.2 Macro Cross Assembler Features:

  4
• SECTION A.3 NOTATION

  4
• SECTION 2.4 DATA ALU

  5
• SECTION 2.5 ADDRESS GENERATION UNIT

  5
• SECTION 2.6 PROGRAM CONTROL UNIT

  5
• 3.2.1 Data ALU Input Registers (X1, X0, Y1, Y0)

  5
• 4.2.3 Modifier Register Files (Mn)

  5
• 4.2.4 Address ALU

  5
• SECTION 5.3 PROGRAM CONTROL UNIT (PCU) ARCHITECTURE

  5
• 5.3.1 Program Decode Controller

  5
• 5.3.2 Program Address Generator (PAG)

  5
• 6.3.1 Operand Sizes

  5
• 8.2.1 Read/Write Control Signals

  5
• 8.2.1.1 Program Memory Select (PS)

  5
• 8.2.1.2 Data Memory Select (DS)

  5
• 8.2.1.3 X/Y Select (X/Y)

  5
• 8.2.2 Port A Address and Data Bus Signals

  5
• 9.2.2 Voltage Controlled Oscillator (VCO)

  5
• 9.2.3 Frequency Multiplier

  5
• 9.2.4 Low Power Divider (LPD)

  5
• 9.2.5 PLL Control Register (PCTL)

  5
• 9.2.5.1 PCTL Multiplication Factor Bits (MF0-MF11) - Bits 0-11

  5
• 11.2.3 Simulator Features:

  5
• 11.2.4 DSP56KCCx Language Compiler Features:

  5
• SECTION 2.7 MEMORY EXPANSION PORT (PORT A)

  6
• SECTION 2.8 ON-CHIP EMULATOR (OnCE)

  6
• SECTION 2.9 PHASE-LOCKED LOOP (PLL) BASED CLOCKING

  6
• 3.2.2 MAC and Logic Unit

  6
• 4.2.5 Address Output Multiplexers

  6
• SECTION 4.3 PROGRAMMING MODEL

  6
• 5.3.3 Program Interrupt Controller

  6
• 5.3.4 Instruction Pipeline Format

  6
• 6.3.2 Data Organization in Registers

  6
• 6.3.2.1 Data ALU Registers

  6
• 8.2.2.1 Address (A0–A15)

  6
• 8.2.2.2 Data (D0–D23)

  6
• 8.2.3 Port A Bus Control Signals

  6
• 8.2.3.1 Read Enable (RD)

  6
• 8.2.3.2 Write Enable (WR)

  6
• 8.2.3.3 Port A Access Control Signals

  6
• 8.2.4 Interrupt and Mode Control

  6
• 8.2.5 Port A Wait States

  6
• 9.2.5.2 PCTL Division Factor Bits (DF0-DF3) - Bits 12-15

  6
• SECTION 10.3 OnCE CONTROLLER AND SERIAL INTERFACE

  6
• SECTION 11.3 DSP56KADSx APPLICATION DEVELOPMENT SYSTEM

  6
• System Hardware Features:

  6
• System Software Features:

  6
• 3.2.3 Data ALU A and B Accumulators

  7
• 4.3.1 Address Register Files (R0 - R3 and R4 - R7)

  7
• 4.3.2 Offset Register Files (N0 - N3 and N4 - N7)

  7
• 6.3.2.2 AGU Registers

  7
• 9.2.5.3 PCTL XTAL Disable Bit (XTLD) - Bit 16

  7
• 9.2.5.4 PCTL STOP Processing State Bit (PSTP) - Bit 17

  7
• SECTION 11.4 Dr. BuB ELECTRONIC BULLETIN BOARD

  7
• 4.3.3 Modifier Register Files (M0 - M3 and M4 - M7)

  8
• SECTION 4.4 ADDRESSING

  8
• SECTION 5.4 PROGRAMMING MODEL

  8
• 5.4.1 Program Counter

  8
• 6.3.2.3 Program Control Registers

  8
• 7.2.2 Summary of Pipeline-Related Restrictions

  8
• 9.2.5.5 PCTL PLL Enable Bit (PEN) - Bit 18

  8
• SECTION 1.2 SUMMARY OF DSP56K FAMILY FEATURES

  9
• 3.2.4 Accumulator Shifter

  9
• 3.2.5 Data Shifter/Limiter

  9
• 3.2.5.1 Limiting (Saturation Arithmetic)

  9
• 4.4.1 Address Register Indirect Modes

  9
• 4.4.1.1 No Update

  9
• 4.4.1.2 Postincrement By 1

  9
• 4.4.1.3 Postdecrement By 1

  9
• 5.4.2 Status Register

  9
• 6.3.3 Data Organization in Memory

  9
• 9.2.5.7 PCTL Chip Clock Source Bit (CSRC) - Bit 21

  9
• 9.2.5.8 PCTL CKOUT Clock Source Bit (CKOS) - Bit 22

  9
• 9.2.5.9 PCTL Reserved Bit - Bit 23

  9
• SECTION 9.3 PLL PINS

  9
• 3.2.5.2 Scaling

  10
• SECTION 3.3 DATA REPRESENTATION AND ROUNDING

  10
• 4.4.1.4 Postincrement By Offset Nn

  10
• 5.4.2.1 Carry (Bit 0)

  10
• 5.4.2.2 Overflow (Bit 1)

  10
• 5.4.2.3 Zero (Bit 2)

  10
• 5.4.2.4 Negative (Bit 3)

  10
• 5.4.2.5 Unnormalized (Bit 4)

  10
• SECTION 7.3 EXCEPTION PROCESSING STATE

  10
• SECTION A.4 ADDRESSING MODES

  10
• SECTION 1.3 MANUAL ORGANIZATION

  11
• 011

  11
• 4.4.1.5 Postdecrement By Offset Nn

  11
• 5.4.2.6 Extension (Bit 5)

  11
• 5.4.2.7 Limit (Bit 6)

  11
• 5.4.2.8 Scaling Bit (Bit 7)

  11
• 6.3.4 Operand References

  11
• 6.3.4.1 Program References

  11
• 6.3.4.2 Stack References

  11
• 6.3.4.3 Register References

  11
• 6.3.4.4 Memory References

  11
• 6.3.4.4.1 X Memory References

  11
• SECTION 9.4 PLL OPERATION CONSIDERATIONS

  11
• 9.4.1 Operating Frequency

  11
• 9.4.2 Hardware Reset

  11
• SECTION 10.4 OnCE MEMORY BREAKPOINT LOGIC

  11
• 4.4.1.6 Indexed By Offset Nn

  12
• 5.4.2.9 Interrupt Masks (Bits 8 and 9)

  12
• 5.4.2.10 Scaling Mode (Bits 10 and 11)

  12
• 6.3.4.4.2 Y Memory References

  12
• 6.3.4.4.3 L Memory References

  12
• 6.3.4.4.4 YX Memory References

  12
• 6.3.5 Addressing Modes

  12
• 7.3.1 Interrupt Types

  12
• 7.3.2 Interrupt Priority Structure

  12
• 9.4.3 Operation with PLL Disabled

  12
• 9.4.4 Changing the MF0-MF11 Bits

  12
• 4.4.1.7 Predecrement By 1

  13
• 5.4.2.11 Reserved Status (Bit 12)

  13
• 5.4.2.12 Trace Mode (Bit 13)

  13
• 5.4.2.13 Double Precision Multiply Mode (Bit 14)

  13
• 5.4.2.14 Loop Flag (Bit 15)

  13
• 6.3.5.1 Register Direct Modes

  13
• 6.3.5.1.1 Data or Control Register Direct

  13
• 6.3.5.1.2 Address Register Direct

  13
• 6.3.5.2 Address Register Indirect Modes

  13
• 9.4.5 Change of DF0-DF3 Bits

  13
• 9.4.6 Loss of Lock

  13
• 9.4.7 STOP Processing State

  13
• SECTION 10.5 OnCE TRACE LOGIC

  13
• A.4.1 Addressing Mode Modifiers

  13
• 4.4.2 Address Modifier Arithmetic Types

  14
• 5.4.3 Operating Mode Register

  14
• 5.4.4 System Stack

  14
• 6.3.5.3 Special Addressing Modes

  14
• 6.3.5.3.1 Immediate Data

  14
• 6.3.5.3.2 Absolute Address

  14
• 6.3.5.3.3 Immediate Short

  14
• 6.3.5.3.4 Short Jump Address

  14
• 6.3.5.3.5 Absolute Short

  14
• 7.3.2.1 Interrupt Priority Levels

  14
• 9.4.8 CKOUT Considerations

  14
• 9.4.9 Synchronization Among EXTAL, CKOUT, and the Internal Clock

  14
• SECTION 10.6 METHODS OF ENTERING THE DEBUG MODE

  14
• SECTION A.5 CONDITION CODE COMPUTATION

  14
• 5.4.5 Stack Pointer Register

  15
• 7.3.2.2 Exception Priorities Within an IPL

  15
• SECTION A.6 PARALLEL MOVE DESCRIPTIONS

  15
• SECTION 3.4 DOUBLE PRECISION MULTIPLY MODE

  16
• 4.4.2.1 Linear Modifier (Mn=$FFFF)

  16
• 5.4.5.1 Stack Pointer (Bits 0–3)

  16
• 5.4.5.2 Stack Error Flag (Bit 4)

  16
• 5.4.5.3 Underflow Flag (Bit 5)

  16
• 6.3.5.3.6 I/O Short

  16
• 6.3.5.3.7 Implicit Reference

  16
• 7.3.3 Interrupt Sources

  16
• 7.3.3.1 Hardware Interrupt Sources

  16
• BUS REGISTER

  16
• SECTION 11.5 MOTOROLA DSP NEWS

  16
• SECTION 11.6 MOTOROLA FIELD APPLICATION ENGINEERS

  16
• SECTION 11.7 DESIGN HOTLINE– 1-800-521-6274

  16
• SECTION 11.8 DSP HELP LINE – (512) 891-3230

  16
• SECTION 11.9 MARKETING INFORMATION– (512) 891-2030

  16
• SECTION 11.11 UNIVERSITY SUPPORT – (512) 891-3098

  16
• 5.4.5.4 Reserved Stack Pointer Registration (Bits 6–23)

  17
• 5.4.6 Loop Address Register

  17
• 5.4.7 Loop Counter Register

  17
• 5.4.8 Programming Model Summary

  17
• 7.3.3.2 Software Interrupt Sources

  17
• SECTION 11.13 REFERENCE BOOKS AND MANUALS

  17
• SECTION A.7 INSTRUCTION DESCRIPTIONS

  17
• 4.4.2.2 Modulo Modifier

  18
• SECTION 10.8 PROGRAM ADDRESS BUS HISTORY BUFFER

  18
• SECTION 3.5 DATA ALU PROGRAMMING MODEL

  19
• SECTION 3.6 DATA ALU SUMMARY

  19
• SECTION 10.9 SERIAL PROTOCOL DESCRIPTION

  19
• REQUIREMENTS

  19
• 6.3.5.4 Addressing Modes Summary

  20
• SECTION 6.4 INSTRUCTION GROUPS

  20
• SECTION 10.11 USING THE OnCE

  20
• 4.4.2.3 Reverse-Carry Modifier (Mn=$0000)

  22
• 6.4.1 Arithmetic Instructions

  22
• 7.3.3.3 Other Interrupt Sources

  22
• 6.4.2 Logical Instructions

  23
• 6.4.3 Bit Manipulation Instructions

  24
• 6.4.4 Loop Instructions

  24
• 7.3.4 Interrupt Arbitration

  24
• 7.3.5 Interrupt Instruction Fetch

  24
• 4.4.2.4 Address-Modifier-Type Encoding Summary

  25
• 7.3.6 Instructions Preceding the Interrupt Instruction Fetch

  25
• 6.4.5 Move Instructions

  26
• 7.3.7 Interrupt Instruction Execution

  26
• 6.4.6 Program Control Instructions

  27
• SECTION 7.4 RESET PROCESSING STATE

  33
• SECTION 7.5 WAIT PROCESSING STATE

  36
• SECTION 7.6 STOP PROCESSING STATE

  37
• SECTION A.8 INSTRUCTION TIMING

  224
• SECTION A.9 INSTRUCTION SEQUENCE RESTRICTIONS

  235
• A.9.1 Restrictions Near the End of DO Loops

  236
• A.9.2 Other DO Restrictions

  237
• A.9.3 ENDDO Restrictions

  237
• A.9.4 RTI and RTS Restrictions

  238
• A.9.5 SP and SSH/SSL Manipulation Restrictions

  238
• A.9.6 R, N, and M Register Restrictions

  240
• A.9.7 Fast Interrupt Routines

  240
• A.9.8 REP Restrictions

  241
• SECTION A.10 INSTRUCTION ENCODING

  241
• A.10.1 Partial Encodings for Use in Instruction Encoding

  242
• Portion of an Instruction

  246
• Allow Parallel Moves

  248
• A.10.4 Parallel Instruction Encoding of the Operation Code

  259
• 00

  1111
• 00

  10100
• 00

  1001011