STMicroelectronics M95M02-DRMN6TP Memory IC M95M02-DRMN6TP Hoja De Datos
Los códigos de productos
M95M02-DRMN6TP
Description
M95M02-DR
DocID18203 Rev 8
1 Description
The M95M02 devices are Electrically Erasable PROgrammable Memories (EEPROMs)
organized as 262144 x 8 bits, accessed through the SPI bus.
organized as 262144 x 8 bits, accessed through the SPI bus.
The M95M02 can operate with a supply range from 1.8 V to 5.5 V. These devices are
guaranteed over the -40 °C/+85 °C temperature range.
guaranteed over the -40 °C/+85 °C temperature range.
The M95M02-DR offers an additional page, named the Identification Page (256 bytes). The
Identification Page can be used to store sensitive application parameters which can be
(later) permanently locked in Read-only mode.
Identification Page can be used to store sensitive application parameters which can be
(later) permanently locked in Read-only mode.
Figure 1. Logic diagram
The SPI bus signals are C, D and Q, as shown in
and
. The device is
selected when Chip Select (S) is driven low. Communications with the device can be
interrupted when the HOLD is driven low.
interrupted when the HOLD is driven low.
Table 1. Signal names
Signal name
Function
Direction
C
Serial Clock
Input
D
Serial Data Input
Input
Q
Serial Data Output
Output
S
Chip Select
Input
W
Write Protect
Input
HOLD Hold
Input
V
CC
Supply voltage
-
V
SS
Ground
-
AI01789C
S
VCC
M95xxx
HOLD
VSS
W
Q
C
D