Atmel SAM4S-XPLD Atmel ATSAM4S-XPLD ATSAM4S-XPLD Hoja De Datos

Los códigos de productos
ATSAM4S-XPLD
Descargar
Página de 1125
 450
SAM4S [DATASHEET]
11100E–ATARM–24-Jul-13
28.1.3 Block Diagram
Figure 28-1. Clock Generator Block Diagram
28.1.4 Slow Clock 
The Supply Controller embeds a slow clock generator that is supplied with the VDDIO power supply. 
As soon as the VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are 
powered up, but only the embedded RC oscillator is enabled. This allows the slow clock to be valid in 
a short time (about 100 
μs).
The Slow Clock is generated either by the Slow Clock Crystal Oscillator or by the Slow Clock RC 
Oscillator.
The selection between the RC or the crystal oscillator is made by writing the XTALSEL bit in the 
Supply Controller Control Register (SUPC_CR).
PLLA and
Divider /2
PLLB and
Divider /2
PLLADIV2
PLLBDIV2
Management
Controller
MAINCK
Control
Status
MOSCSEL
XIN
XOUT
XIN32
XOUT32
SLCK
(Supply Controller)
PLLBCK
0
1
0
1
3-20 MHz
Crystal
or
Ceramic
Resonator
Oscillator
Embedded
4/8/12 MHz
Fast
RC Oscillator
32768 Hz
Crystal
Oscillator
Embedded
32 kHz
RC Oscillator
Clock Generator
XTALSEL
Slow Clock
Main Clock
PLLB Clock
PLLA Clock
PLLACK
Power