Texas Instruments Hercules TMS570LS04x/03x LaunchPad Evaluation Kit LAUNCHXL-TMS57004 Manuales de usuario

Tabla de contenidos

• 1 TMS570LS0432/0332 16- and 32-Bit RISC Flash Microcontroller

  1
  • 1.1 Features

    1
  • 1.2 Applications

    2
  • 1.3 Description

    3
  • 1.4 Functional Block Diagram

    5
• Table of Contents

  6
• Revision History

  7
• 2 Device Package and Terminal Functions

  8
  • 2.1 PZ QFP Package Pinout (100-Pin)

    8
  • 2.2 Terminal Functions

    9
    • 2.2.1 High-End Timer (N2HET)

      10
    • 2.2.2 Enhanced Quadrature Encoder Pulse Modules (eQEP)

      10
    • 2.2.3 General-Purpose Input/Output (GIO)

      11
    • 2.2.4 Controller Area Network Interface Modules (DCAN1, DCAN2)

      11
    • 2.2.5 Multi-Buffered Serial Peripheral Interface (MibSPI1)

      11
    • 2.2.6 Standard Serial Peripheral Interface (SPI2)

      12
    • 2.2.7 Local Interconnect Network Controller (LIN)

      12
    • 2.2.8 Multi-Buffered Analog-to-Digital Converter (MibADC)

      12
    • 2.2.9 System Module

      13
    • 2.2.10 Error Signaling Module (ESM)

      13
    • 2.2.11 Main Oscillator

      14
    • 2.2.12 Test/Debug Interface

      14
    • 2.2.13 Flash

      14
    • 2.2.14 Core Supply

      15
    • 2.2.15 I/O Supply

      15
    • 2.2.16 Core and I/O Supply Ground Reference

      15
  • 2.3 Output Multiplexing and Control

    16
    • 2.3.1 Notes on Output Multiplexing

      16
    • 2.3.2 General Rules for Multiplexing Control Registers

      16
  • 2.4 Special Multiplexed Options

    17
    • 2.4.1 Filtering for eQEP Inputs

      17
      • 2.4.1.1 eQEPA Input

        17
      • 2.4.1.2 eQEPB Input

        17
      • 2.4.1.3 eQEPI Input

        17
      • 2.4.1.4 eQEPS Input

        17
    • 2.4.2 N2HET PIN_nDISABLE Input Port

      17
• 3 Device Operating Conditions

  18
  • 3.1  Absolute Maximum Ratings Over Operating Free-Air Temperature Range,

    18
  • 3.2 Device Recommended Operating Conditions

    18
  • 3.3 Switching Characteristics over Recommended Operating Conditions for Clock Domains

    19
  • 3.4 Wait States Required

    19
  • 3.5 Power Consumption Over Recommended Operating Conditions

    20
  • 3.6 Input/Output Electrical Characteristics Over Recommended Operating Conditions

    21
  • 3.7 Output Buffer Drive Strengths

    21
  • 3.8 Input Timings

    22
  • 3.9 Output Timings

    22
• 4 System Information and Electrical Specifications

  24
  • 4.1 Voltage Monitor Characteristics

    24
    • 4.1.1 Important Considerations

      24
    • 4.1.2 Voltage Monitor Operation

      24
    • 4.1.3 Supply Filtering

      24
  • 4.2 Power Sequencing and Power On Reset

    25
    • 4.2.1 Power-Up Sequence

      25
    • 4.2.2 Power-Down Sequence

      26
    • 4.2.3 Power-On Reset: nPORRST

      26
      • 4.2.3.1 nPORRST Electrical and Timing Requirements

        26
  • 4.3 Warm Reset (nRST)

    27
    • 4.3.1 Causes of Warm Reset

      27
    • 4.3.2 nRST Timing Requirements

      27
  • 4.4 ARM© Cortex-R4™ CPU Information

    28
    • 4.4.1 Summary of ARM Cortex-R4 CPU Features

      28
    • 4.4.2 ARM Cortex-R4 CPU Features Enabled by Software

      28
    • 4.4.3 Dual Core Implementation

      28
    • 4.4.4 Duplicate clock tree after GCLK

      28
    • 4.4.5 ARM Cortex-R4 CPU Compare Module (CCM) for Safety

      29
    • 4.4.6 CPU Self-Test

      29
      • 4.4.6.1 Application Sequence for CPU Self-Test

        29
      • 4.4.6.2 CPU Self-Test Clock Configuration

        30
      • 4.4.6.3 CPU Self-Test Coverage

        30
  • 4.5 Clocks

    31
    • 4.5.1 Clock Sources

      31
      • 4.5.1.1 Main Oscillator

        31
      • 4.5.1.2 Low Power Oscillator

        33
      • 4.5.1.3 Phase Locked Loop (PLL) Clock Modules

        34
    • 4.5.2 Clock Domains

      34
      • 4.5.2.1 Clock Domain Descriptions

        34
      • 4.5.2.2 Mapping of Clock Domains to Device Modules

        36
    • 4.5.3 Clock Test Mode

      37
  • 4.6 Clock Monitoring

    38
    • 4.6.1 Clock Monitor Timings

      38
    • 4.6.2 External Clock (ECLK) Output Functionality

      38
    • 4.6.3 Dual Clock Comparator

      38
      • 4.6.3.1 Features

        38
      • 4.6.3.2 Mapping of DCC Clock Source Inputs

        39
  • 4.7 Glitch Filters

    40
  • 4.8 Device Memory Map

    41
    • 4.8.1 Memory Map Diagram

      41
    • 4.8.2 Memory Map Table

      43
    • 4.8.3 Master/Slave Access Privileges

      46
  • 4.9 Flash Memory

    47
    • 4.9.1 Flash Memory Configuration

      47
    • 4.9.2 Main Features of Flash Module

      47
    • 4.9.3 ECC Protection for Flash Accesses

      48
    • 4.9.4 Flash Access Speeds

      48
  • 4.10 Flash Program and Erase Timings for Program Flash

    49
  • 4.11 Flash Program and Erase Timings for Data Flash

    49
  • 4.12 Tightly-Coupled RAM Interface Module

    50
    • 4.12.1 Features

      50
    • 4.12.2 TCRAMW ECC Support

      50
  • 4.13  Parity Protection for Accesses to peripheral RAMs

    50
  • 4.14 On-Chip SRAM Initialization and Testing

    52
    • 4.14.1 On-Chip SRAM Self-Test Using PBIST

      52
      • 4.14.1.1 Features

        52
      • 4.14.1.2 PBIST RAM Groups

        52
    • 4.14.2 On-Chip SRAM Auto Initialization

      53
  • 4.15 Vectored Interrupt Manager

    54
    • 4.15.1 VIM Features

      54
    • 4.15.2 Interrupt Request Assignments

      54
  • 4.16 Real Time Interrupt Module

    56
    • 4.16.1 Features

      56
    • 4.16.2 Block Diagrams

      56
    • 4.16.3 Clock Source Options

      57
  • 4.17 Error Signaling Module

    58
    • 4.17.1 Features

      58
    • 4.17.2 ESM Channel Assignments

      58
  • 4.18 Reset / Abort / Error Sources

    62
  • 4.19 Digital Windowed Watchdog

    63
  • 4.20 Debug Subsystem

    64
    • 4.20.1 Block Diagram

      64
    • 4.20.2 Debug Components Memory Map

      64
    • 4.20.3 JTAG Identification Code

      64
    • 4.20.4 Debug ROM

      64
    • 4.20.5 JTAG Scan Interface Timings

      65
    • 4.20.6 Advanced JTAG Security Module

      66
    • 4.20.7 Boundary Scan Chain

      67
• 5 Peripheral Information and Electrical Specifications

  68
  • 5.1 Peripheral Legend

    68
  • 5.2 Multi-Buffered 12-bit Analog-to-Digital Converter

    68
    • 5.2.1 Features

      68
    • 5.2.2 Event Trigger Options

      69
      • 5.2.2.1 MIBADC Event Trigger Hookup

        69
    • 5.2.3 ADC Electrical and Timing Specifications

      70
    • 5.2.4 Performance (Accuracy) Specifications

      73
      • 5.2.4.1 MibADC Nonlinearity Errors

        73
      • 5.2.4.2 MibADC Total Error

        75
  • 5.3 General-Purpose Input/Output

    76
    • 5.3.1 Features

      76
  • 5.4 Enhanced High-End Timer (N2HET)

    77
    • 5.4.1 Features

      77
    • 5.4.2 N2HET RAM Organization

      77
    • 5.4.3 Input Timing Specifications

      77
    • 5.4.4 N2HET Checking

      78
      • 5.4.4.1 Output Monitoring using Dual Clock Comparator (DCC)

        78
    • 5.4.5 Disabling N2HET Outputs

      78
    • 5.4.6 High-End Timer Transfer Unit (N2HET)

      79
      • 5.4.6.1 Features

        79
      • 5.4.6.2 Trigger Connections

        79
  • 5.5 Controller Area Network (DCAN)

    80
    • 5.5.1 Features

      80
    • 5.5.2 Electrical and Timing Specifications

      80
  • 5.6 Local Interconnect Network Interface (LIN)

    81
    • 5.6.1 LIN Features

      81
  • 5.7 Multi-Buffered / Standard Serial Peripheral Interface

    82
    • 5.7.1 Features

      82
    • 5.7.2 MibSPI Transmit and Receive RAM Organization

      82
    • 5.7.3 MibSPI Transmit Trigger Events

      82
      • 5.7.3.1 MIBSPI1 Event Trigger Hookup

        83
    • 5.7.4 MibSPI/SPI Master Mode I/O Timing Specifications

      84
    • 5.7.5 SPI Slave Mode I/O Timings

      88
  • 5.8 Enhanced Quadrature Encoder (eQEP)

    92
    • 5.8.1 Clock Enable Control for eQEPx Modules

      92
    • 5.8.2 Using eQEPx Phase Error

      92
    • 5.8.3 Input Connections to eQEPx Modules

      92
    • 5.8.4 Enhanced Quadrature Encoder Pulse (eQEPx) Timing

      93
• 6 Device and Documentation Support

  94
  • 6.1 Device and Development-Support Tool Nomenclature

    94
  • 6.2 Device Identification

    95
    • 6.2.1 Device Identification Code Register

      95
    • 6.2.2 Die Identification Registers

      97
  • 6.3 Community Resources

    97
  • 6.4 Module Certifications

    97
    • 6.4.1 DCAN Certification

      98
    • 6.4.2 LIN Certification

      99
      • 6.4.2.1 LIN Master Mode

        99
      • 6.4.2.2 LIN Slave Mode - Fixed Baud Rate

        100
      • 6.4.2.3 LIN Slave Mode - Adaptive Baud Rate

        101
• 7 Mechanical Data

  102
  • 7.1 Thermal Data

    102
  • 7.2 Packaging Information

    102