Emerson MVME2500 Manuel D’Utilisation

MVME2500 Installation and Use (6806800L01H)

63



Automatic DRAM initialization sequence or software-controlled initialization sequence 
and automatic DRAM data initialization. 



Write leveling for DDR3 memories and supports up to eight posted refreshes.

The PCI Express interface is compatible with the PCI Express Base Specification Rev. 1.0a. The 
PCI Express controller connects the internal platform to a 2.5 GHz serial interface. The P20x0 
has the options for up to three PCI-E interfaces with up to x4 link width. The PCI-E controller can 
be configured to operate as either PCI-E root complex (RC) or as an endpoint (EP) device. 

The main component of the enhanced LBC is the memory controller that provides a 16-bit 
interface to various types of memory devices and peripherals. The memory controller is 
responsible for controlling eight memory banks shared by the following: a general purpose 
chip select machine (GPCM); a flash controller machine (FCM) and user programmable 
machines (UPMs).

The SDHC/eSDHC provides an interface between the host system and the memory cards such 
as the MMC and SD. It is compatible with the SD Host Controller Standard Specification Ver. 2.0 
and supports the following: SD, miniSD, SD Combo, MMC+ and RS-MMC card. 

The MVME2500 uses only one of the two independent I

2

C buses on the processor. For more 

information, see 

The P20x0 implements a USB 2.0 compliant serial interface engine. For more information, see