Emerson ATCA-9305 Manuel D’Utilisation
Cavium Processor Complex:
PCI
3-3
The CN5860 processor is designed such that another PCI device can initialize its memory
interface, copy code over PCI into its local memory space, and then write a boot release reg-
ister.
interface, copy code over PCI into its local memory space, and then write a boot release reg-
ister.
CN5860 Boot Over PCI
The PCI bus is configured to run at 66 MHz in 64-bit conventional PCI mode. On power-up,
the CN5860 processor’s 16 internal cores are held in reset. The MPC8548 management pro-
cessor performs the following steps:
the CN5860 processor’s 16 internal cores are held in reset. The MPC8548 management pro-
cessor performs the following steps:
1
Initialize the CN5860 RAM.
2
Copy the CN5860 U-boot to the CN5860 RAM.
3
Copy boot code to the reset vector to jump to the U-boot code in RAM.
4
Release the CN5860 processor cores from reset.
5
Receive return codes from the CN5860 that indicate any boot or POST errors and take the
appropriate action.
appropriate action.
The management processor (MPC8548) monitor implements a utility to load non-volatile
memory redundant U-boot images for the CN5860 processors. The utility tags each copy as
primary or secondary.
memory redundant U-boot images for the CN5860 processors. The utility tags each copy as
primary or secondary.