Microchip Technology MA160014 Fiche De Données
PIC18(L)F2X/4XK22
DS41412F-page 418
2010-2012 Microchip Technology Inc.
MOVSS
Move Indexed to Indexed
Syntax:
MOVSS [z
s
], [z
d
]
Operands:
0
z
s
127
0
z
d
127
Operation:
((FSR2) + z
s
)
((FSR2) + z
d
)
Status Affected:
None
Encoding:
1st word (source)
2nd word (dest.)
1st word (source)
2nd word (dest.)
1110
1111
1011
xxxx
1zzz
xzzz
zzzz
s
zzzz
d
Description
The contents of the source register are
moved to the destination register. The
addresses of the source and destination
registers are determined by adding the
7-bit literal offsets ‘z
moved to the destination register. The
addresses of the source and destination
registers are determined by adding the
7-bit literal offsets ‘z
s
’ or ‘z
d
’,
respectively, to the value of FSR2. Both
registers can be located anywhere in
the 4096-byte data memory space
(000h to FFFh).
The MOVSS instruction cannot use the
PCL, TOSU, TOSH or TOSL as the
destination register.
If the resultant source address points to
an indirect addressing register, the
value returned will be 00h. If the
resultant destination address points to
an indirect addressing register, the
instruction will execute as a
registers can be located anywhere in
the 4096-byte data memory space
(000h to FFFh).
The MOVSS instruction cannot use the
PCL, TOSU, TOSH or TOSL as the
destination register.
If the resultant source address points to
an indirect addressing register, the
value returned will be 00h. If the
resultant destination address points to
an indirect addressing register, the
instruction will execute as a
NOP
.
Words:
2
Cycles:
2
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Determine
source addr
Determine
source addr
Read
source reg
Decode
Determine
dest addr
Determine
dest addr
Write
to dest reg
Example:
MOVSS [05h], [06h]
Before Instruction
FSR2
=
80h
Contents
of 85h
of 85h
=
33h
Contents
of 86h
of 86h
=
11h
After Instruction
FSR2
=
80h
Contents
of 85h
of 85h
=
33h
Contents
of 86h
of 86h
=
33h
PUSHL
Store Literal at FSR2, Decrement FSR2
Syntax:
PUSHL k
Operands:
0
k 255
Operation:
k
(FSR2),
FSR2 – 1
FSR2
Status Affected:
None
Encoding:
1111
1010
kkkk
kkkk
Description:
The 8-bit literal ‘k’ is written to the data
memory address specified by FSR2. FSR2
is decremented by 1 after the operation.
This instruction allows users to push values
onto a software stack.
memory address specified by FSR2. FSR2
is decremented by 1 after the operation.
This instruction allows users to push values
onto a software stack.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read ‘k’
Process
data
Write to
destination
Example:
PUSHL 08h
Before Instruction
FSR2H:FSR2L
=
01ECh
Memory (01ECh)
=
00h
After Instruction
FSR2H:FSR2L
=
01EBh
Memory (01ECh)
=
08h