Atmel Xplained Pro Evaluation Kit for the ATSAMD21J18A Microcontroller ATSAMD21-XPRO ATSAMD21-XPRO Fiche De Données

Codes de produits
ATSAMD21-XPRO
Page de 1018
302
Atmel | SMART SAM D21 [DATASHEET]
Atmel-42181C–SAM-D21_Datasheet–07/2014
19.8.1.12 Busy Channels
Name:
BUSYCH
Offset:
0x28
Reset:
0x00000000
Property:
-
z
Bits 31:12 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to 
zero when this register is written. These bits will always return zero when read.
z
Bits 11:0 – BUSYCHx [x=11..0]: Busy Channel x
This bit is cleared when the channel trigger action for DMA channel x is complete, when a bus error for DMA chan-
nel x is detected, or when DMA channel x is disabled.
This bit is set when DMA channel x starts a DMA transfer.
Bit
31
30
29
28
27
26
25
24
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
23
22
21
20
19
18
17
16
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
BUSYCH11
BUSYCH10
BUSYCH9
BUSYCH8
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
BUSYCH7
BUSYCH6
BUSYCH5
BUSYCH4
BUSYCH3
BUSYCH2
BUSYCH1
BUSYCH0
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0