Manuels d'utilisation pour JL MARINE SYSTEMS INC. EA041

Table des matières

• 1 Description

  6
• 2 RoHS compliance

  7
• 3 Applications

  7
• 4 Software architecture

  8
  • 4.1 Lower layer stack

    8
  • 4.2 Upper layer stack: Amp'ed UP

    8
  • 4.3 AT command set: abSerial

    8
  • 4.4 Bluetooth firmware implementation

    9
    • Figure 1. FW architecture

      9
• 5 Hardware specifications

  10
  • 5.1 Recommended operating conditions

    10
    • Table 1. Recommended operating conditions

      10
  • 5.2 Absolute maximum ratings

    10
    • Table 2. Absolute maximum ratings

      10
  • 5.3 High speed CPU mode current consumption

    11
    • Table 3. High speed CPU mode current consumption

      11
  • 5.4 Standard CPU mode current consumption

    11
    • Table 4. Standard CPU mode current consumption

      11
  • 5.5 I/O operating characteristics

    12
    • Table 5. I/O operating characteristics

      12
  • 5.6 Selected RF characteristics

    12
    • Table 6. Selected RF characteristics

      12
  • 5.7 Pin assignment

    13
    • Table 7. Pin assignment

      13
  • 5.8 Pin placement

    14
    • Figure 2. Pin placement

      14
  • 5.9 Layout drawing

    14
    • Figure 3. Layout drawing

      14
• 6 Hardware block diagram

  15
  • Figure 4. SPBT2632C2A.AT2 module block diagram

    15
• 7 Hardware design

  16
  • 7.1 Module reflow installation

    16
    • Table 8. Soldering

      16
    • Figure 5. Soldering profile

      17
  • 7.2 GPIO interface

    17
  • 7.3 UART interface

    17
    • Figure 6. Connection to host device

      17
    • Figure 7. Typical RS232 circuit

      18
  • 7.4 PCB layout guidelines

    18
    • Figure 8. PCB layout guidelines

      18
  • 7.5 Reset circuit

    19
    • 7.5.1 External reset circuit

      19
      • Figure 9. External reset circuit

        19
    • 7.5.2 Internal reset circuit

      19
      • Figure 10. Internal reset circuit

        19
  • 7.6 External LPO input circuit

    20
    • Table 9. System configuration variables

      20
    • Figure 11. External LPO circuit

      20
  • 7.7 Apple iOS CP reference design

    21
    • Figure 12. BT module

      21
    • Figure 13. Co-processor

      21
    • Figure 14. Power switch

      22
• 8 Regulatory compliance

  23
• 9 Ordering information

  25
  • Table 10. Ordering information

    25
• 10 Revision history

  26
  • Table 11. Document revision history

    26