Manuels d'utilisation pour STMicroelectronics Demonstration board based on the TSC102 STEVAL-ISQ010V1

Table des matières

• 1 Application schematic and pin description

  3
  • Figure 1. Application schematics

    3
  • Table 1. Pin description

    3
• 2 Absolute maximum ratings and operating conditions

  4
  • Table 2. Absolute maximum ratings

    4
  • Table 3. Operating conditions

    4
• 3 Electrical characteristics

  5
  • Table 4. Supply

    5
  • Table 5. Current sensing amplifier input stage

    5
  • Table 6. Current sensing amplifier output stage

    6
  • Table 7. Current sensing amplifier frequency response

    6
  • Table 8. Current sensing amplifier noise

    6
  • Table 9. Signal conditioning amplifier

    7
• 4 Electrical characteristics curves: current sense amplifier

  8
  • Figure 2. Output voltage vs. Vsense

    8
  • Figure 3. A1 pin voltage accuracy vs. Vsense

    8
  • Figure 4. Supply current vs. supply voltage

    8
  • Figure 5. Supply current vs. Vsense

    8
  • Figure 6. Vp pin input bias current vs. Vsense

    9
  • Figure 7. Vm pin input bias current vs. Vsense

    9
  • Figure 8. Output stage low-state saturation voltage versus output current (Vsense = -1 V)

    9
  • Figure 9. Output stage high-state saturation voltage versus output current (Vsense = +1 V)

    9
  • Figure 10. Output stage load regulation

    9
  • Figure 11. Step response

    9
  • Figure 12. Bode diagram

    10
  • Figure 13. Power supply rejection ratio

    10
• 5 Electrical characteristics curves: signal conditioning amplifier

  11
  • Figure 14. Input offset voltage versus input common-mode voltage

    11
  • Figure 15. Input offset voltage versus supply voltage (Vicm = Vcc/2)

    11
  • Figure 16. Output current versus output voltage

    11
  • Figure 17. Bode diagram (Vout = Vcc/2, RL = 10 kW, Cload = 100 pF)

    11
• 6 Parameter definitions

  12
  • 6.1 Common-mode rejection ratio (CMR)

    12
  • 6.2 Supply voltage rejection ratio (SVR)

    12
  • 6.3 Gain (Av) and input offset voltage (Vos)

    12
    • Figure 18. Va1 versus Vsense characteristics: detail for low Vsense values

      13
  • 6.4 Output voltage drift versus temperature

    13
    • Figure 19. Output voltage drift versus temperature

      14
  • 6.5 Output voltage accuracy

    15
    • Figure 20. Va1 vs. Vsense theoretical and actual characteristics

      15
• 7 Application information

  16
  • Figure 21. Typical application schematic

    16
  • Figure 22. Gain higher than 20

    16
  • Figure 23. Gain lower than 20

    17
  • Figure 24. Overcurrent protection

    17
  • Figure 25. First-order low-pass filter

    18
  • Figure 26. Second-order low-pass filter

    18
• 8 Package information

  19
  • 8.1 TSSOP8 package information

    20
    • Figure 27. TSSOP8 package mechanical drawing

      20
    • Table 10. TSSOP8 package mechanical data

      20
  • 8.2 SO8 package information

    21
    • Figure 28. SO8 package mechanical drawing

      21
    • Table 11. SO8 package mechanical data

      21
• 9 Ordering information

  22
  • Table 12. Order codes

    22
• 10 Revision history

  22
  • Table 13. Document revision history

    22