Manuels d'utilisation pour STMicroelectronics Evaluation board for A5970AD EVALA5970AD

Table des matières

• Figure 1. Application schematic

  1
• 1 Pin settings

  4
  • 1.1 Pin connection

    4
    • Figure 2. Pin connection (top view)

      4
  • 1.2 Pin description

    4
    • Table 1. Pin description

      4
• 2 Electrical data

  5
  • 2.1 Maximum ratings

    5
    • Table 2. Absolute maximum ratings

      5
  • 2.2 Thermal data

    5
    • Table 3. Thermal data

      5
• 3 Electrical characteristics

  6
  • Table 4. Electrical characteristics

    6
• 4 Datasheet parameters over the temperature range

  8
• 5 Functional description

  9
  • Figure 3. Block diagram

    9
  • 5.1 Power supply and voltage reference

    9
  • 5.2 Voltages monitor

    10
    • Figure 4. Internal circuit

      10
  • 5.3 Oscillator and synchronization

    10
    • Figure 5. Oscillator circuit block diagram

      11
    • Figure 6. Synchronization example

      11
  • 5.4 Current protection

    11
    • Figure 7. Current limitation circuitry

      12
  • 5.5 Error amplifier

    12
    • Table 5. Uncompensated error amplifier characteristics

      12
  • 5.6 PWM comparator and power stage

    13
    • Figure 8. Driving circuitry

      13
  • 5.7 Inhibit function

    14
  • 5.8 Thermal shutdown

    14
• 6 Additional features and protection

  15
  • 6.1 Feedback disconnection

    15
  • 6.2 Output overvoltage protection

    15
  • 6.3 Zero load

    15
• 7 Closing the loop

  16
  • Figure 9. Block diagram of the loop

    16
  • 7.1 Error amplifier and compensation network

    17
    • Figure 10. Error amplifier equivalent circuit and compensation network

      17
  • 7.2 LC filter

    18
  • 7.3 PWM comparator

    19
    • Figure 11. Module plot

      20
    • Figure 12. Phase plot

      20
• 8 Application information

  21
  • 8.1 Component selection

    21
    • Table 6. List of ceramic capacitors for the A5970AD

      22
    • Table 7. Output capacitor selection

      23
    • Table 8. Inductor selection

      23
  • 8.2 Layout considerations

    24
    • Figure 13. Layout example

      24
  • 8.3 Thermal considerations

    24
    • Figure 14. Switching losses

      25
  • 8.4 Short-circuit protection

    26
    • Figure 15. Short-circuit current VIN = 12 V

      27
    • Figure 16. Short-circuit current VIN = 24 V

      27
    • Figure 17. Short-circuit current VIN = 36 V

      28
  • 8.5 Application circuit

    29
    • Figure 18. Evaluation board application circuit

      29
    • Table 9. Component list

      29
    • Figure 19. PCB layout (component side)

      30
    • Figure 20. PCB layout (bottom side)

      30
    • Figure 21. PCB layout (front side)

      30
  • 8.6 Positive buck-boost regulator

    31
    • Figure 22. Positive buck-boost regulator

      32
  • 8.7 Negative buck-boost regulator

    33
    • Figure 23. Negative buck-boost regulator

      33
  • 8.8 Synchronization example

    34
    • Figure 24. Synchronization example

      34
  • 8.9 Compensation network with MLCC at the output

    34
    • Figure 25. MLCC compensation network example

      35
  • 8.10 External SOFT_START network

    36
    • Figure 26. Soft-start network example

      36
• 9 Typical characteristics

  37
  • Figure 27. Load regulation

    37
  • Figure 28. Line regulation

    37
  • Figure 29. Output voltage vs. junction temperature

    37
  • Figure 30. Shutdown current vs. junction temperature

    37
  • Figure 31. Junction temperature vs. output current - VIN = 12 V

    38
  • Figure 32. Junction temperature vs. output current - VIN = 5 V

    38
  • Figure 33. Efficiency vs output current - VIN = 12 V

    38
  • Figure 34. Efficiency vs output current - VIN = 5 V

    38
• 10 Package information

  39
  • Figure 35. SO-8 package outline

    39
  • Table 10. SO-8 package mechanical data

    40
• 11 Ordering information

  41
  • Table 11. Ordering information

    41
• 12 Revision history

  41
  • Table 12. Document revision history

    41