Texas Instruments TMS320DM355 Manuale Utente
www.ti.com
PRODUCT PREVIEW
SPI_CLK
(Clock Polarity = 0)
SPI_CLK
(Clock Polarity = 1)
SPI_DI
(Input)
SPI_DO
(Output)
4
MSB IN
DATA
LSB IN
LSB OUT
MSB OUT
DATA
9
10
8
6
5
7
SPI_EN
11
TMS320DM355
Digital Media System-on-Chip (DMSoC)
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
SPI Master Mode Timings (Clock Phase = 0)
Table 5-29. Timing Requirements for SPI Master Mode [Clock Phase = 0]
(1)
(see
DM355
NO.
UNIT
MIN
MAX
Setup time, SPI_DI (input) valid before SPI_CLK (output)
4
t
su(DIV-CLKL)
Clock Polarity = 0
.5P + 3
ns
falling edge
Setup time, SPI_DI (in put) valid before SPI_CLK (output)
5
t
su(DIV-CLKH)
Clock Polarity = 1
.5P + 3
ns
rising edge
Hold time, SPI_DI (input) valid after SPI_CLK (output) falling
6
t
h(CLKL-DIV)
Clock Polarity = 0
.5P + 3
ns
edge
Hold time, SPI_DI (input) valid after SPI_CLK (output) rising
7
t
h(CLKH-DIV)
Clock Polarity = 1
2.5P + 3
ns
edge
(1)
P = Period of the SPI module clock in nanoseconds (P = PLL1/6).
Table 5-30. Switching Characteristics Over Recommended Operating Conditions for SPI Master Mode
[Clock Phase = 0] (see
DM355
NO.
PARAMETER
UNIT
MIN
MAX
Delay time, SPI_CLK (output) rising edge to SPI_DO
8
t
d(CLKH-DOV)
Clock Polarity = 0
-4
5
ns
(output) transition
Delay time, SPI_CLK (output) falling edge to SPI_DO
9
t
d(CLKL-DOV)
Clock Polarity = 1
-4
5
ns
(output) transition
Delay time, SPI_EN[1:0] (output) falling edge to first SPI_CLK (output) rising or falling
10
t
d(ENL-CLKH/L)
2P
(1)
(1)
ns
edge
P+.5C
(2
11
t
d(CLKH/L-ENH)
Delay time, SPI_CLK (output) rising or falling edge to SPI_EN[1:0] (output) rising edge
(2)
ns
)
(1)
The delay time can be adjusted using the SPI module register C2TDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface
(SPI) User's Guide (SPRUED4).
(SPI) User's Guide (SPRUED4).
(2)
The delay time can be adjusted using the SPI module register T2CDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface
(SPI) User's Guide (SPRUED4).
(SPI) User's Guide (SPRUED4).
Figure 5-37. SPI Master Mode External Timing (Clock Phase = 0)
Peripheral Information and Electrical Specifications
132