Getac Technology Corporation V110GD Manuale Utente
PIC32MX1XX/2XX
DS61168C-page 166
Preliminary
© 2011 Microchip Technology Inc.
REGISTER 16-1:
SPIxCON: SPI CONTROL REGISTER
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
FRMEN
FRMSYNC
FRMPOL
MSSEN
FRMSYPW
FRMCNT<2:0>
23:16
R/W-0
U-0
U-0
U-0
U-0
U-0
R/W-0
R/W-0
MCLKSEL
(2)
—
—
—
—
—
SPIFE
ENHBUF
(2)
15:8
R/W-0
U-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
ON
(1)
—
SIDL
DISSDO
MODE32
MODE16
SMP
CKE
(3)
7:0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
SSEN
CKP
MSTEN
DISSDI
STXISEL<1:0>
SRXISEL<1:0>
Legend:
R = Readable bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 31
FRMEN:
Framed SPI Support bit
1
= Framed SPI support is enabled (SSx pin used as FSYNC input/output)
0
= Framed SPI support is disabled
bit 30
FRMSYNC:
Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)
1
= Frame sync pulse input (Slave mode)
0
= Frame sync pulse output (Master mode)
bit 29
FRMPOL:
Frame Sync Polarity bit (Framed SPI mode only)
1
= Frame pulse is active-high
0
= Frame pulse is active-low
bit 28
MSSEN:
Master Mode Slave Select Enable bit
1
= Slave select SPI support enabled. The SS pin is automatically driven during transmission in
Master mode. Polarity is determined by the FRMPOL bit.
0
= Slave select SPI support is disabled.
bit 27
FRMSYPW:
Frame Sync Pulse Width bit
1
= Frame sync pulse is one character wide
0
= Frame sync pulse is one clock wide
bit 26-24 FRMCNT<2:0>: Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per
pulse. This bit is only valid in FRAMED_SYNC mode.
111
111
= Reserved; do not use
110
= Reserved; do not use
101
= Generate a frame sync pulse on every 32 data characters
100
= Generate a frame sync pulse on every 16 data characters
011
= Generate a frame sync pulse on every 8 data characters
010
= Generate a frame sync pulse on every 4 data characters
001
= Generate a frame sync pulse on every 2 data characters
000
= Generate a frame sync pulse on every data character
bit 23
MCLKSEL:
Master Clock Enable bit
(2)
1
= REFCLK is used by the Baud Rate Generator
0
= PBCLK is used by the Baud Rate Generator
bit 22-18 Unimplemented: Read as ‘0’
bit 17
bit 17
SPIFE:
Frame Sync Pulse Edge Select bit (Framed SPI mode only)
1
= Frame synchronization pulse coincides with the first bit clock
0
= Frame synchronization pulse precedes the first bit clock
Note 1:
When using the 1:1 PBCLK divisor, the user’s software should not read or write the peripheral’s SFRs in
the SYSCLK cycle immediately following the instruction that clears the module’s ON bit.
the SYSCLK cycle immediately following the instruction that clears the module’s ON bit.
2:
This bit can only be written when the ON bit = 0.
3:
This bit is not used in the Framed SPI mode. The user should program this bit to ‘0’ for the Framed SPI
mode (FRMEN = 1).
mode (FRMEN = 1).