Atmel Evaluation Kit AT91SAM9X25-EK AT91SAM9X25-EK Scheda Tecnica
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Codici prodotto
AT91SAM9X25-EK
202
SAM9X25 [DATASHEET]
11054E–ATARM–10-Mar-2014
22.13.14PMC Programmable Clock Register
Name:
PMC_PCKx
Address:
0xFFFFFC40
Access:
Read-write
• CSS: Master Clock Source Selection
• PRES: Programmable Clock Prescaler
31
30
29
28
27
26
25
24
–
–
–
–
–
–
–
–
23
22
21
20
19
18
17
16
–
–
–
–
–
–
–
–
15
14
13
12
11
10
9
8
–
–
–
–
–
–
–
–
7
6
5
4
3
2
1
0
–
PRES
–
CSS
Value
name
Description
0
SLOW_CLK
Slow Clock is selected
1
MAIN_CLK
Main Clock is selected
2
PLLA_CLK
PLLACK/PLLADIV2 is selected
3
UPLL_CLK
UPLL Clock is selected
4
MCK_CLK
Master Clock is selected
Value
name
Description
0
CLOCK
Selected clock
1
CLOCK_DIV2
Selected clock divided by 2
2
CLOCK_DIV4
Selected clock divided by 4
3
CLOCK_DIV8
Selected clock divided by 8
4
CLOCK_DIV16
Selected clock divided by 16
5
CLOCK_DIV32
Selected clock divided by 32
6
CLOCK_DIV64
Selected clock divided by 64
7
Reserved
Reserved