Interphase Tech 4538 Manuale Utente
Chapter 1: Hardware Description
4538 Hardware Reference Manual
23
Figure 1-4. Local Space Access From PCI Memory Space
When the processor is running, the PCI bus can access all the elements connected to the
local bus, except the FLASH boot memory. The accessible elements are the main SDRAM
memory (the processor’s SDRAM memory controller must be initialized), the processor
local bus, except the FLASH boot memory. The accessible elements are the main SDRAM
memory (the processor’s SDRAM memory controller must be initialized), the processor
3&,%$5
3&,%$5
3&,0HPRU\6SDFH
/RFDO0HPRU\6SDFH
3B7,B7$''5
3B7,B7$''5
/RFDODGGUHVV
3&,DGGUHVV
3&,%$5
/RFDO$GGUHVV
3B7,B7$''5
0%
VHWLQ3B7,B&7/
3&,DGGUHVV
/RFDODGGUHVV
3&,%$5
6DPHYDOXH
3B7,B7$''5
:LQGRZVL]HVHWLQ3B7,B&7/ %6
0%
VHWLQ3B7,B&7/
[
[))))))))
/RFDO$GGUHVVEXLOGLQJ H[DPSOHZLWK3&,7DUJHW,PDJH