Manuali utente per Intel 2950M

Sommario

• Mobile 3rd Generation Intel® Core™ Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family

  1
• 1 Introduction

  11
  • 1.1 Processor Feature Details

    13
    • 1.1.1 Supported Technologies

      13
  • 1.2 Interfaces

    13
    • 1.2.1 System Memory Support

      13
    • 1.2.2 PCI Express*

      14
    • 1.2.3 Direct Media Interface (DMI)

      15
    • 1.2.4 Platform Environment Control Interface (PECI)

      16
    • 1.2.5 Processor Graphics

      16
    • 1.2.6 Embedded DisplayPort* (eDP*)

      17
    • 1.2.7 Intel® Flexible Display Interface (Intel® FDI)

      17
  • 1.3 Power Management Support

    17
    • 1.3.1 Processor Core

      17
    • 1.3.2 System

      17
    • 1.3.3 Memory Controller

      17
    • 1.3.4 PCI Express*

      17
    • 1.3.5 Direct Media Interface (DMI)

      17
    • 1.3.6 Processor Graphics Controller (GT)

      18
    • 1.3.7 Thermal Management Support

      18
  • 1.4 Processor Family SKU Definition

    18
  • 1.5 Package

    19
  • 1.6 Processor Compatibility

    20
  • 1.7 Terminology

    21
  • 1.8 Related Documents

    24
• 2 Interfaces

  25
  • 2.1 System Memory Interface

    25
    • 2.1.1 System Memory Technology Supported

      25
    • 2.1.2 System Memory Timing Support

      26
    • 2.1.3 System Memory Organization Modes

      27
      • 2.1.3.1 Single-Channel Mode

        27
      • 2.1.3.2 Dual-Channel Mode – Intel® Flex Memory Technology Mode

        27
    • 2.1.4 Rules for Populating Memory Slots

      28
    • 2.1.5 Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)

      29
      • 2.1.5.1 Just-in-Time Command Scheduling

        29
      • 2.1.5.2 Command Overlap

        29
      • 2.1.5.3 Out-of-Order Scheduling

        29
    • 2.1.6 Data Scrambling

      29
    • 2.1.7 DRAM Clock Generation

      29
    • 2.1.8 DDR3 Reference Voltage Generation

      30
  • 2.2 PCI Express* Interface

    30
    • 2.2.1 PCI Express* Architecture

      30
      • 2.2.1.1 Transaction Layer

        31
      • 2.2.1.2 Data Link Layer

        31
      • 2.2.1.3 Physical Layer

        31
    • 2.2.2 PCI Express* Configuration Mechanism

      32
    • 2.2.3 PCI Express* Graphics

      33
      • 2.2.3.1 PCI Express* Lanes Connection

        33
  • 2.3 Direct Media Interface (DMI)

    34
    • 2.3.1 DMI Error Flow

      34
    • 2.3.2 Processor / PCH Compatibility Assumptions

      34
    • 2.3.3 DMI Link Down

      34
  • 2.4 Processor Graphics Controller (GT)

    35
    • 2.4.1 3D and Video Engines for Graphics Processing

      35
      • 2.4.1.1 3D Engine Execution Units

        35
      • 2.4.1.2 3D Pipeline

        36
      • 2.4.1.3 Video Engine

        36
      • 2.4.1.4 2D Engine

        37
    • 2.4.2 Processor Graphics Display

      38
      • 2.4.2.1 Display Planes

        38
      • 2.4.2.2 Display Pipes

        39
      • 2.4.2.3 Display Ports

        39
      • 2.4.2.4 Embedded DisplayPort* (eDP*)

        39
    • 2.4.3 Intel® Flexible Display Interface (Intel® FDI)

      39
    • 2.4.4 Multi Graphics Controllers Multi-Monitor Support

      40
  • 2.5 Platform Environment Control Interface (PECI)

    40
  • 2.6 Interface Clocking

    40
    • 2.6.1 Internal Clocking Requirements

      40
• 3 Technologies

  41
  • 3.1 Intel® Virtualization Technology (Intel® VT)

    41
    • 3.1.1 Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) Objectives

      41
    • 3.1.2 Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) Features

      42
    • 3.1.3 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) Objectives

      42
    • 3.1.4 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) Features

      43
    • 3.1.5 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) Features Not Supported

      43
  • 3.2 Intel® Trusted Execution Technology (Intel® TXT)

    44
  • 3.3 Intel® Hyper-Threading Technology (Intel® HT Technology)

    44
  • 3.4 Intel® Turbo Boost Technology

    45
    • 3.4.1 Intel®Turbo Boost Technology Frequency

      45
    • 3.4.2 Intel® Turbo Boost Technology Graphics Frequency

      46
  • 3.5 Intel® Advanced Vector Extensions (Intel® AVX)

    46
  • 3.6 Security and Cryptography Technologies

    46
    • 3.6.1 Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)

      46
    • 3.6.2 PCLMULQDQ Instruction

      47
    • 3.6.3 RDRAND Instruction

      47
  • 3.7 Intel® 64 Architecture x2APIC

    47
  • 3.8 Supervisor Mode Execution Protection (SMEP)

    48
  • 3.9 Power Aware Interrupt Routing (PAIR)

    49
• 4 Power Management

  51
  • 4.1 Advanced Configuration and Power Interface (ACPI) States Supported

    52
    • 4.1.1 System States

      52
    • 4.1.2 Processor Core / Package Idle States

      52
    • 4.1.3 Integrated Memory Controller States

      52
    • 4.1.4 PCI Express* Link States

      53
    • 4.1.5 Direct Media Interface (DMI) States

      53
    • 4.1.6 Processor Graphics Controller States

      53
    • 4.1.7 Interface State Combinations

      53
  • 4.2 Processor Core Power Management

    54
    • 4.2.1 Enhanced Intel® SpeedStep® Technology

      54
    • 4.2.2 Low-Power Idle States

      55
    • 4.2.3 Requesting Low-Power Idle States

      56
    • 4.2.4 Core C-states

      57
      • 4.2.4.1 Core C0 State

        57
      • 4.2.4.2 Core C1 / C1E State

        57
      • 4.2.4.3 Core C3 State

        57
      • 4.2.4.4 Core C6 State

        57
      • 4.2.4.5 Core C7 State

        58
      • 4.2.4.6 C-State Auto-Demotion

        58
    • 4.2.5 Package C-States

      58
      • 4.2.5.1 Package C0

        60
      • 4.2.5.2 Package C1/C1E

        60
      • 4.2.5.3 Package C3 State

        60
      • 4.2.5.4 Package C6 State

        60
      • 4.2.5.5 Package C7 State

        61
      • 4.2.5.6 Dynamic L3 Cache Sizing

        61
  • 4.3 Integrated Memory Controller (IMC) Power Management

    61
    • 4.3.1 Disabling Unused System Memory Outputs

      61
    • 4.3.2 DRAM Power Management and Initialization

      62
      • 4.3.2.1 Initialization Role of CKE

        63
      • 4.3.2.2 Conditional Self-Refresh

        63
      • 4.3.2.3 Dynamic Power Down Operation

        64
      • 4.3.2.4 DRAM I/O Power Management

        64
    • 4.3.3 DDR Electrical Power Gating (EPG)

      64
  • 4.4 PCI Express* Power Management

    65
  • 4.5 DMI Power Management

    65
  • 4.6 Graphics Power Management

    65
    • 4.6.1 Intel® Rapid Memory Power Management (Intel® RMPM) (also known as CxSR)

      65
    • 4.6.2 Intel® Graphics Performance Modulation Technology (Intel® GPMT)

      65
    • 4.6.3 Graphics Render C-State

      66
    • 4.6.4 Intel® Smart 2D Display Technology (Intel® S2DDT)

      66
    • 4.6.5 Intel® Graphics Dynamic Frequency

      66
    • 4.6.6 Display Power Savings Technology 6.0 (DPST)

      67
    • 4.6.7 Automatic Display Brightness (ADB)

      67
    • 4.6.8 Intel® Seamless Display Refresh Rate Switching Technology (Intel® SDRRS Technology)

      67
  • 4.7 Graphics Thermal Power Management

    68
• 5 Thermal Management

  69
  • 5.1 Thermal Considerations

    69
  • 5.2 Intel® Turbo Boost Technology Power Monitoring

    70
  • 5.3 Intel® Turbo Boost Technology Power Control

    70
    • 5.3.1 Package Power Control

      70
    • 5.3.2 Power Plane Control

      72
    • 5.3.3 Turbo Time Parameter

      72
  • 5.4 Configurable Thermal Design Power (cTDP) and Low Power Mode (LPM)

    72
    • 5.4.1 Configurable TDP (cTDP)

      72
    • 5.4.2 Low Power Mode

      73
  • 5.5 Thermal and Power Specifications

    74
  • 5.6 Thermal Management Features

    77
    • 5.6.1 Adaptive Thermal Monitor

      77
      • 5.6.1.1 TCC Activation Offset

        78
      • 5.6.1.2 Frequency / Voltage Control

        78
      • 5.6.1.3 Clock Modulation

        80
    • 5.6.2 Digital Thermal Sensor

      80
      • 5.6.2.1 Digital Thermal Sensor Accuracy (Taccuracy)

        81
      • 5.6.2.2 Fan Speed Control with Digital Thermal Sensor

        81
    • 5.6.3 PROCHOT# Signal

      81
      • 5.6.3.1 Bi-Directional PROCHOT#

        81
      • 5.6.3.2 Voltage Regulator Protection versus PROCHOT#

        82
      • 5.6.3.3 Thermal Solution Design and PROCHOT# Behavior

        82
      • 5.6.3.4 Low-Power States and PROCHOT# Behavior

        82
      • 5.6.3.5 THERMTRIP# Signal

        83
      • 5.6.3.6 Critical Temperature Detection

        83
    • 5.6.4 On-Demand Mode

      83
      • 5.6.4.1 MSR Based On-Demand Mode

        83
      • 5.6.4.2 I/O Emulation-Based On-Demand Mode

        83
    • 5.6.5 Memory Thermal Management

      84
    • 5.6.6 Platform Environment Control Interface (PECI)

      84
• 6 Signal Description

  85
  • 6.1 System Memory Interface Signals

    86
  • 6.2 Memory Reference and Compensation Signals

    88
  • 6.3 Reset and Miscellaneous Signals

    88
  • 6.4 PCI Express*-based Interface Signals

    89
  • 6.5 Embedded DisplayPort* (eDP*) Signals

    89
  • 6.6 Intel® Flexible Display (Intel® FDI) Interface Signals

    89
  • 6.7 Direct Media Interface (DMI) Signals

    90
  • 6.8 Phase Lock Loop (PLL) Signals

    90
  • 6.9 Test Access Points (TAP) Signals

    90
  • 6.10 Error and Thermal Protection Signals

    91
  • 6.11 Power Sequencing Signals

    92
  • 6.12 Processor Power Signals

    93
  • 6.13 Sense Signals

    93
  • 6.14 Ground and Non-Critical to Function (NCTF) Signals

    94
  • 6.15 Processor Internal Pull-Up / Pull-Down Resistors

    94
• 7 Electrical Specifications

  95
  • 7.1 Power and Ground Pins

    95
  • 7.2 Decoupling Guidelines

    95
    • 7.2.1 Voltage Rail Decoupling

      95
    • 7.2.2 PLL Power Supply

      95
  • 7.3 Voltage Identification (VID)

    96
  • 7.4 System Agent (SA) Vcc VID

    99
  • 7.5 Reserved or Unused Signals

    99
  • 7.6 Signal Groups

    100
  • 7.7 Test Access Port (TAP) Connection

    102
  • 7.8 Component Storage Condition Specifications (Prior to Board Attach)

    102
  • 7.9 DC Specifications

    103
    • 7.9.1 Voltage and Current Specifications

      103
  • 7.10 Platform Environmental Control Interface (PECI) DC Specifications

    110
    • 7.10.1 PECI Bus Architecture

      110
    • 7.10.2 PECI DC Characteristics

      111
    • 7.10.3 Input Device Hysteresis

      111
• 8 Processor Pin, Signal, and Package Information

  113
  • 8.1 Processor Pin Assignments

    113
  • 8.2 Package Mechanical Information

    160
• 9 DDR Data Swizzling

  169